DOCSLIB.ORG

PDP-11 Handbook

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
PDP-11 Handbook alMml digihl equipmentcorpomtion Copyright 1969 by Digital Equipment Corporation PDP is a registered trademark of Digital Equipment, Corporation The material in this handbook is for information pur- poses only and is subject to change without notice. TABLE OF CONTENTS CHAPIER 1 lNTRODUCTlOR PDP-11 SYSTEMS . .:.. 1 UNIBUS . , . 1 KAl 1 PROCESSOR . .?. 1 Priority Interrupts ,...............,..... 1 Reentrant Code . General Registers . :... 2 Instruction Set . .._........................................................ Addressing . ..~...............................................~........,...,......... z Asynchronous Operation . L 2 PACKAGJNG . ..I . 2 SOmARE ........................ .: ........................................................ 3 CHAPTER 2 SYSTEM INTRODUCTION SYSTEM DEFINITION .................................................................. 5 SYSTEM COMPONENTS ............................................................... 5 UNIBUS ................................................... .................................. 5 Single Bus ................................................................. .......... 5 Bidirectional Lines ............ .......................................... ..* .... 5 Master-Slave Relation ........................... .............................. 5 Interlocked .Communication ................................................ Dynamic Master-Slave Relation ........................................... : KAll CENTRAL PROCESSOR ...................................................... 6 General Registers ................................................................ l 6 Central Processor Status Register ........................................ 6 CORE MEMORY ............................................................................. 6 PERIPHERAL DEVICES ................................................................ 7 SYSTEM INTERACTION ................................................................ TRANSFER OF BUS MASTER ...................................................... 5 PRIORITY STRUCTURE ............ .................................................... 7 NPR Requests ....................................... .I ........................... Interrupt Requests .............................................................. : CHAPTER 3 ADDRESSING MODES INTRODUCTION ............................. ..................... .; ..................... 11 ADDRESS FIELDS ........................................................ ............... 11 General Register Addressing ....................... .:. ...................... 11 *Indexed Addressing ........................ ..................................... 12 Autoincrement Mode Addressing ........................................ 12 Autodecrement Addressing .................... ............................. 12 STACK PROCESSING .................................................................. 13 USE OF THE PC AS A GENERAL REGISTER .......................... _... 13 Immediate Addressing ......................................................... 13 Absolute Addressing ......................................................... .:. 13 Relative Addressing .............................................................. 14 Deferred Relative Addressing .......................................... ..:. 14 USE OF THE SP AS A GENERAL REGISTER ................................ 14 . DOUBLE OPERAND ADDRESSING .............................................. 14 &iAPTER 4 INSTRUCTlOil Sk INSTRUCTION TIMING ................................................................ 17 NOTATION .................................................................................... 17 Ill . DOUBLE OPERAND-INSTRUCTIONS .......................... i.. ............... 17 Arithmetic Operations .................. 1........................................ 18 Boolean Instructions ............................................................. 20 BRANCHES .......................................................................... .:. ..... 21 Unconditional Branch .......................................................... I Simple Conditional Branches .............................................. ;: Signed Conditional Branches .............................................. 23 Unsigned Conditional Branches .......................................... JUMP .................................................................................... 9: SUBROUTINES ............................................................................. 27 Examples ............................................................................ 28 SINGLE OPERAND INSTRUCTIONS ............................................ Multiple Precision Operations .............................................. zi Rotates ................................................................................ 33 Shifts .................................................................................. 34 Examples ............................................................................ 36 BYTE OPERATIONS ...................................................................... 36 Double Operand Byte Instructions ...................................... 36 Example .......... ................................................................... 37 Single Operand Instructions ................................................ 38 CONDITION CODE OPERATORS ................................................ MISCELLANEOUS CONTROL INSTRUCTIONS .............................. , i! PROCESSOR TRAPS .................................................................... 41 Trap Instructions ............................ ................................... 41 Stack Overflow Trap ............................................................ Bus Error Traps .................................................................. ii Trace Traps .......................................................................... 43 CHAPTER 5 I ADDRESS ALLOCATION ADDRESS MAP ............................................................................ 45 Interrupt and Trap Vector .................................................... 46 Processor Stack and General Storage .................................. Peripheral Registers ............................................................ z CORE MEMORY ............................................................................ 46 Read-Write Core Memory .................................. , ................. 46 Read-Only Core Memory ...................................................... g Wordlet Memory .................................................................. CHAPTER 6 PROGRAMMING OF PERIPHERALS DEViCE REGISTERS ...................................................... ..... ......... ;; - CONTROL & STATUS REGISTERS ............................................... Device Function Bits ....................................... :.. ................ $ Memory Extension ....................................................... ...... Done Enable and Interrupt Enable ...................................... Condition Bits ............................................................. ..i .... ii Unit Bits .............................................................................. g Error Bits .............. I ..:. ......................................................... DATA BUFFER REGISTERS .................................................. .: ...... 48 PROGRAMMING EXAMPLES--NON INTERRUPT ........................ 48 INTERRUPT STRUCTURE ............................................................ 50 PROGRAMMING EXAMPLE .......................................................... 51 CHAPTER 7 PERIPHERAL BULLETINS . TELETYPE (MODEL LT33-DC/DD) .............................................. ;; Size ...................................................................................... Power Requirement ............................................................ 53 IV . \ TELETYPE CONTROL (MODEL KLll) ......................................... 53 Teletype Control .......................................................... r ....... 53 Keyboard/Reader Operation ................................................ 53 Registers (TKS, TKB) .................................................. 54 Teleprinter/Punch ................................................................ 54 Registers (TPS, TPB) .................................................... .55 Programming Example ........................................................ 55 Peripheral Address Assignments .......................................... 55 Mounting ...................................... ....................................... 55 HIGH-SPEED PERFORATED TAPE READER (MODEL PCll) ...... 55 Tape Reader ........................................................................ 55 Registers (PRS, PRB) ................................................... 56 Programming Example ................................................ 56 Peripheral Address Assignments ................................ 56 Tape Punch .......................................................................... 56 Registers (PPS, PPB) .................. ., ................................ 57 Programming Example ................................................ Peripheral Address Assignments .................................. E Mounting ............................................................................... 57 Environmental ....................................................................... 58 Line Frequency Clock (Model KWll-L) ...........
Load more

Recommended publications
  • Pdp11-40.Pdf
    processor handbook digital equipment corporation Copyright© 1972, by Digital Equipment Corporation DEC, PDP, UNIBUS are registered trademarks of Digital Equipment Corporation. ii TABLE OF CONTENTS CHAPTER 1 INTRODUCTION 1·1 1.1 GENERAL ............................................. 1·1 1.2 GENERAL CHARACTERISTICS . 1·2 1.2.1 The UNIBUS ..... 1·2 1.2.2 Central Processor 1·3 1.2.3 Memories ........... 1·5 1.2.4 Floating Point ... 1·5 1.2.5 Memory Management .............................. .. 1·5 1.3 PERIPHERALS/OPTIONS ......................................... 1·5 1.3.1 1/0 Devices .......... .................................. 1·6 1.3.2 Storage Devices ...................................... .. 1·6 1.3.3 Bus Options .............................................. 1·6 1.4 SOFTWARE ..... .... ........................................... ............. 1·6 1.4.1 Paper Tape Software .......................................... 1·7 1.4.2 Disk Operating System Software ........................ 1·7 1.4.3 Higher Level Languages ................................... .. 1·7 1.5 NUMBER SYSTEMS ..................................... 1-7 CHAPTER 2 SYSTEM ARCHITECTURE. 2-1 2.1 SYSTEM DEFINITION .............. 2·1 2.2 UNIBUS ......................................... 2-1 2.2.1 Bidirectional Lines ...... 2-1 2.2.2 Master-Slave Relation .. 2-2 2.2.3 Interlocked Communication 2-2 2.3 CENTRAL PROCESSOR .......... 2-2 2.3.1 General Registers ... 2-3 2.3.2 Processor Status Word ....... 2-4 2.3.3 Stack Limit Register 2-5 2.4 EXTENDED INSTRUCTION SET & FLOATING POINT .. 2-5 2.5 CORE MEMORY . .... 2-6 2.6 AUTOMATIC PRIORITY INTERRUPTS .... 2-7 2.6.1 Using the Interrupts . 2-9 2.6.2 Interrupt Procedure 2-9 2.6.3 Interrupt Servicing ............ .. 2-10 2.7 PROCESSOR TRAPS ............ 2-10 2.7.1 Power Failure ..............
    [Show full text]
  • Introduction Mainframes
    LL I I I I Introduction . 11.. V ZI i ..O. There is little question that the current enthusiasm in personal computing was catalyzed by the introduction of the MITS Altair computer kit in January 1975. This computer kit demonstrated by its cost (originally less than $400) that individuals could now afford a computer. And by its design the Altair established a standard bus structure for the personal computing industry. Less than six months after MITS announced the Altair computer, other manufacturers were announcing com- patible memory boards, interface boards, and peripherals. Within the year bus-compatible mainframes were also introduced. Today over 50 manufacturers support what is known as the Standard 100 or S-100 bus derived from the 100-wire bus used in the original Altair computer. Over 20,000 mainframes using the S-100 bus are now in the field. One key reason for the rapid growth of the personal computer industry can be found in the widespread adoption of a standard microcomputer bus. A second key reason can be found in the design innovations in mainframes, memories, and I/O interfaces designed for the S-100 bus. Figure 1. The basic personal computer can accept a number of standard 5" x 10" cards designed for the industry standard S-100 microcomputer bus. A large selection of CPU, memory, and interface cards offers a great deal of flexibility in system Mainframes design. The basic personal computer mainframe consists of a CPU, computer bus, and power supply. Most mainframes are sold in kit form (Figure 1). Without exception in the personal computing industry of manufacturer support for the S-100 bus, no fewer than a microprocessor serves as the CPU.
    [Show full text]
  • TRS-80 Model 1 Clone Loading and Running a Version of the Computer Game Sea Dragon Here
    A Tandy / RadioShack TRS-80 Model 1 Microcomputer clone. Built in 2019 using current-production parts. Glen Kleinschmidt www.glensstuff.com Jan. 2020 Introduction Having been thoroughly bitten by the old-school 8-bit computing bug and with my Commodore PET 2001 clone ( http://www.glensstuff.com/pet2001/pet2001.htm ) done and dusted, it was time to start investigating potential prospects for the next project. Released in 1977 (the year I made my own appearance), the TRS-80 Model 1 microcomputer was, for a period of time, one of the best selling, if not the best selling, personal computers for the enthusiast at home. In common with the PET 2001, a CMOS variant of the machine’s original microprocessor, even after all of these intervening years and technological progress, is still in active production and readily available. Additionally, as per the PET 2001, the machines primitive monochrome video display graphics were generated by means of straightforward TTL logic circuity rather than utilising any kind of propriety or now long-obsolete video graphics-generating integrated circuits or similar. There was one odd-ball chip thrown into the mix though – a single IC manufactured by Motorola designated the MCM6670 and rather grandiosely given the title of a “Character Generator”. This IC, not so much in the way of an actual generator, was in fact just a small mask- programmable ROM housed in an 18-pin plastic DIP. It featured 5-bit words and was presumably chosen by the hardware designer(s) of the TRS-80 for being a cheaper storage medium for the computers character set than something like the MM2716E UV-erasable PROMs that were used for storing the operating system.
    [Show full text]
  • Hardware Components and Internal PC Connections
    Technological University Dublin ARROW@TU Dublin Instructional Guides School of Multidisciplinary Technologies 2015 Computer Hardware: Hardware Components and Internal PC Connections Jerome Casey Technological University Dublin, [email protected] Follow this and additional works at: https://arrow.tudublin.ie/schmuldissoft Part of the Engineering Education Commons Recommended Citation Casey, J. (2015). Computer Hardware: Hardware Components and Internal PC Connections. Guide for undergraduate students. Technological University Dublin This Other is brought to you for free and open access by the School of Multidisciplinary Technologies at ARROW@TU Dublin. It has been accepted for inclusion in Instructional Guides by an authorized administrator of ARROW@TU Dublin. For more information, please contact [email protected], [email protected]. This work is licensed under a Creative Commons Attribution-Noncommercial-Share Alike 4.0 License Higher Cert/Bachelor of Technology – DT036A Computer Systems Computer Hardware – Hardware Components & Internal PC Connections: You might see a specification for a PC 1 such as "containing an Intel i7 Hexa core processor - 3.46GHz, 3200MHz Bus, 384 KB L1 cache, 1.5MB L2 cache, 12 MB L3 cache, 32nm process technology; 4 gigabytes of RAM, ATX motherboard, Windows 7 Home Premium 64-bit operating system, an Intel® GMA HD graphics card, a 500 gigabytes SATA hard drive (5400rpm), and WiFi 802.11 bgn". This section aims to discuss a selection of hardware parts, outline common metrics and specifications
    [Show full text]
  • Main Memory Organisation – Learning Objectives
    17/10/2011 Main Memory Organisation – Learning Objectives" !# At the end of this lecture you will:" !# Understand the main concepts of memory organisation" Main Memory Organisation !# Know the different memory hardware options" " !# Registers, cache, RAM, Disk" !# Understand the relationship between cost and speed of access" !# Understand byte ordering in words" !# Understand the concept of addressing" Eddie Edwards" !# Understand word and byte addressing" [email protected]" !# Understand how RAM memory is organised into chips and modules" " !# Comprehend high order and low order interleaving and their uses" http://www.doc.ic.ac.uk/~eedwards/compsys" Computer Systems – Architecture E Edwards Main Memory Organisation (2.1) ! Computer Systems – Architecture E Edwards Main Memory Organisation (2.2) ! Question" Memories" !# Memories hold binary values. These can be:! !# Do you have a laptop or internet device here?" ! A yes B no C what$s a laptop D where is here? " Data (e.g. Integers, Reals, Characters)%" ! E none of the above" CPU Instructions (i.e. Computer Programs)! ! Memory Addresses (“Pointers” to data or instructions)%" " "" !# The contents of a memory remain unchanged unless overwritten with a new binary value. For some memories the contents are "lost" when power to the memory is turned off.! ! " Computer Systems – Architecture E Edwards Main Memory Organisation (2.3) ! Computer Systems – Architecture E Edwards Main Memory Organisation (2.4) ! 1 17/10/2011 Examples" CPU Organisation" !# CPU " Registers! " CPU Main Memory Caches
    [Show full text]
  • Machine Instructions and Programs
    Hamacher-38086 book June 28, 2001 11:31 CHAPTER 2 MACHINE INSTRUCTIONS AND PROGRAMS CHAPTER OBJECTIVES In this chapter you will learn about: • Machine instructions and program execution, including branching and subroutine call and return operations • Number representation and addition/subtraction in the 2’s-complement system • Addressing methods for accessing register and memory operands • Assembly language for representing machine instructions, data, and programs • Program-controlled Input/Output operations • Operations on stack, queue, list, linked-list, and array data structures 25 Hamacher-38086 book June 28, 2001 11:31 26 CHAPTER 2 • MACHINE INSTRUCTIONS AND PROGRAMS This chapter considers the way programs are executed in a computer from the ma- chine instruction set viewpoint. Chapter 1 introduced the general concept that both program instructions and data operands are stored in the memory. In this chapter, we study the ways in which sequences of instructions are brought from the memory into the processor and executed to perform a given task. The addressing methods com- monly used for accessing operands in memory locations and processor registers are presented. The emphasis here is on basic concepts. We use a generic style to describe ma- chine instructions and operand addressing methods that are typical of those found in commercial processors. A sufficient number of instructions and addressing methods are introduced to enable us to present complete, realistic programs for simple tasks. These generic programs are specified at the assembly language level. In assembly lan- guage, machine instructions and operand addressing information are represented by symbolic names. A complete instruction set is often referred to as the instruction set architecture (ISA) of a processor.
    [Show full text]
  • Instruction Set Architecture
    UNIT - 5 Instruction Set Architecture Lesson Structure 5.0 Objective 5.1 Introduction 5.2 Instruction Set Characteristics 5.3 Instruction Set Design Considerations 5.3.1 Operand Data Types 5.3.2 Types of Instructions 5.3.3 Number of Addresses in an Instruction 5.4 Addressing Schemes 5.4.1 Types of Addressing Schemes 5.4.1.1 Implicit Addressing 5.4.1.2 Immediate Addressing 5.4.1.3 Direct Addressing 5.4.1.4 Indirect Addressing 5.4.1.5 Register Addressing 5.4.1.6 Register Indirect Addressing 5.4.1.7 Indexed Addressing 5.4.1.8 Base Addressing 5.4.1.9 Register Relative Addressing 5.4.1.10 Relative Based Indexed Addressing 5.4.1.11 Stack Addressing Instruction Set Architecture 5.5 Instruction Set and Format Design Issues 5.5.1 Instruction Length 5.5.2 Allocation of Bits Among Opcode and Operand 5.5.3 Variable Length of Instructions 5.6 Example of Instruction Format 5.7 Summary 5.8 Questions for Exercise 5.9 Suggested Readings 5.0 Objectives After going through this unit we should be able to: define instruction set and the characteristics of instruction set; describe the element of an instruction and differentiate various types of operands; distinguish between types of instructions and operations performed by the instructions; differentiate types of instructions set on the basis of addresses in instruction sets; identity various addressing schemes and discuss instruction format design issues. 5.1 Introduction The internal organization of a digital system is defined by the registers it employs and the sequence of micro-operations it performs on data stated in the registers.
    [Show full text]
  • The Computer History Simulation Project
    The Computer History Simulation Project The Computer History Simulation Project The Computer History Simulation Project is a loose Internet-based collective of people interested in restoring historically significant computer hardware and software systems by simulation. The goal of the project is to create highly portable system simulators and to publish them as freeware on the Internet, with freely available copies of significant or representative software. Simulators SIMH is a highly portable, multi-system simulator. ● Download the latest sources for SIMH (V3.5-1 updated 15-Oct-2005 - see change log). ● Download a zip file containing Windows executables for all the SIMH simulators. The VAX and PDP-11 are compiled without Ethernet support. Versions with Ethernet support are available here. If you download the executables, you should download the source archive as well, as it contains the documentation and other supporting files. ● If your host system is Alpha/VMS, and you want Ethernet support, you need to download the VMS Pcap library and execlet here. SIMH implements simulators for: ● Data General Nova, Eclipse ● Digital Equipment Corporation PDP-1, PDP-4, PDP-7, PDP-8, PDP-9, PDP-10, PDP-11, PDP- 15, VAX ● GRI Corporation GRI-909 ● IBM 1401, 1620, 1130, System 3 ● Interdata (Perkin-Elmer) 16b and 32b systems ● Hewlett-Packard 2116, 2100, 21MX ● Honeywell H316/H516 ● MITS Altair 8800, with both 8080 and Z80 ● Royal-Mcbee LGP-30, LGP-21 ● Scientific Data Systems SDS 940 Also available is a collection of tools for manipulating simulator file formats and for cross- assembling code for the PDP-1, PDP-7, PDP-8, and PDP-11.
    [Show full text]
  • Introduction to MIPS Assembly Programming
    Introduction to MIPS Assembly Programming January 23–25, 2013 1 / 26 Outline Overview of assembly programming MARS tutorial MIPS assembly syntax Role of pseudocode Some simple instructions Integer logic and arithmetic Manipulating register values Interacting with data memory Declaring constants and variables Reading and writing Performing input and output Memory-mapped I/O, role of the OS Using the systemcall interface 2 / 26 Assembly program template # Author: your name # Date: current date # Description: high-level description of your program .data Data segment: • constant and variable definitions go here .text Text segment: • assembly instructions go here 3 / 26 Components of an assembly program Lexical category Example(s) Comment # do the thing Assembler directive .data, .asciiz, .global Operation mnemonic add, addi, lw, bne Register name $10, $t2 Address label (decl) hello:, length:, loop: Address label (use) hello, length, loop Integer constant 16, -8, 0xA4 String constant "Hello, world!\n" Character constant ’H’, ’?’, ’\n’ 4 / 26 Lexical categories in hello world # Author: Eric Walkingshaw # Date: Jan 18, 2013 # Description:A simple hello world program! .data# add this stuff to the data segment # load the hello string into data memory hello: .asciiz"Hello, world!" .text# now we’re in the text segment li $v0, 4# set up print string syscall la $a0, hello# argument to print string syscall# tell theOS to do the syscall li $v0, 10# set up exit syscall syscall# tell theOS to do the syscall 5 / 26 Pseudocode What is pseudocode? • informal language • intended to be read by humans Useful in two different roles in this class: 1. for understanding assembly instructions 2.
    [Show full text]
  • 1763-RM001D-EN-P Micrologix 1100 Programmable Controllers
    Instruction Set Reference Manual MicroLogix 1100 Programmable Controllers Bulletin 1763 Controllers and 1762 Expansion I/O Important User Information Solid-state equipment has operational characteristics differing from those of electromechanical equipment. Safety Guidelines for the Application, Installation and Maintenance of Solid State Controls (publication SGI-1.1 available from your local Rockwell Automation sales office or online at http://www.rockwellautomation.com/literature/) describes some important differences between solid-state equipment and hard-wired electromechanical devices. Because of this difference, and also because of the wide variety of uses for solid-state equipment, all persons responsible for applying this equipment must satisfy themselves that each intended application of this equipment is acceptable. In no event will Rockwell Automation, Inc. be responsible or liable for indirect or consequential damages resulting from the use or application of this equipment. The examples and diagrams in this manual are included solely for illustrative purposes. Because of the many variables and requirements associated with any particular installation, Rockwell Automation, Inc. cannot assume responsibility or liability for actual use based on the examples and diagrams. No patent liability is assumed by Rockwell Automation, Inc. with respect to use of information, circuits, equipment, or software described in this manual. Reproduction of the contents of this manual, in whole or in part, without written permission of Rockwell Automation, Inc., is prohibited. Throughout this manual, when necessary, we use notes to make you aware of safety considerations. WARNING: Identifies information about practices or circumstances that can cause an explosion in a hazardous environment, which may lead to personal injury or death, property damage, or economic loss.
    [Show full text]
  • OF the 1980S
    THAT MADE THE HOME COMPUTER REVOLUTION OF THE 1980s 23 THAT MADE THE HOME COMPUTER REVOLUTION OF THE 1980s First published in 2021 by Raspberry Pi Trading Ltd, Maurice Wilkes Building, St. John’s Innovation Park, Cowley Road, Cambridge, CB4 0DS Publishing Director Editors Russell Barnes Phil King, Simon Brew Sub Editor Design Nicola King Critical Media Illustrations CEO Sam Alder with Brian O Halloran Eben Upton ISBN 978-1-912047-90-1 The publisher, and contributors accept no responsibility in respect of any omissions or errors relating to goods, products or services referred to or advertised in this book. Except where otherwise noted, the content of this book is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported (CC BY-NC-SA 3.0). Contents Introduction. 6 Research Machines 380Z. 8 Commodore PET 2001. 18 Apple II. 36 Sinclair ZX80 and ZX81. 46 Commodore VIC-20 . 60 IBM Personal Computer (5150). 78 BBC Micro . 90 Sinclair ZX Spectrum. 114 Dragon 32. 138 Commodore 64. 150 Acorn Electron . .166 Apple Macintosh . .176 Amstrad CPC 464. 194 Sinclair QL . .210 Atari 520ST. 222 Commodore Amiga. 234 Amstrad PCW 8256. 256 Acorn Archimedes . .268 Epilogue: Whatever happened to the British PC? . .280 Acknowledgements . 281 Further reading, further viewing, and forums. 283 Index . .286 The chapters are arranged in order of each computer’s availability in the UK, as reflected by each model’s date of review in Personal Computer World magazine. Introduction The 1980s was, categorically, the best decade ever. Not just because it gave us Duran Duran and E.T., not even because of the Sony Walkman.
    [Show full text]
  • MIPS® Architecture for Programmers Volume I-B: Introduction to the Micromips64® Architecture, Revision 5.03
    MIPS® Architecture For Programmers Volume I-B: Introduction to the microMIPS64® Architecture Document Number: MD00743 Revision 5.03 Sept. 9, 2013 Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries. This document contains information that is proprietary to MIPS Tech, LLC, a Wave Computing company (“MIPS”) and MIPS’ affiliates as applicable. Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS or MIPS’ affiliates as applicable or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines. Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS (AND MIPS’ AFFILIATES AS APPLICABLE) reserve the right to change the information contained in this document to improve function, design or otherwise. MIPS and MIPS’ affiliates do not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.
    [Show full text]