DOCSLIB.ORG

Intel Pentium Processor Users Manual Volume 1 1993

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel Pentium Processor Users Manual Volume 1 1993 ~ • INTEL. ~~ " Founded in 1968 to pursue the integration of large numbers of transistors onto tiny silicon chips, Intel's history has been marked by a remarkable number of scientific breakthroughs and innovations. In 1971, Intel introduced the 4004, the first microprocessor. Containing 2300 transistors, this first commercially available computer-on-a-chip is primitive compared with today's million-plus transistor products. Innovations such as the microprocessor, the erasable programmable read-only memory (EPROM) and the dynamic random access memory (DRAM) revolutionized electronics by making integrated circuits the mainstay of both consumer and business computing products. Over the last two-and-a-half decades, Intel's business has evolved and today the company's focus is on delivering an extensive line of component, module and system-level building block products to the computer industry. The company's product line covers a broad spectrum, and includes microprocessors, flash memory, microcontrollers, a broad line of PC enhancement and local area network products, multimedia technology products, and massively parallel supercomputers. Intel's 32-bit X86 architecture, represented by the Inte1386™ and Inte1486™ microprocessor families, is the de facto standard of modem business computing in millions of PCs worldwide. Intel has over 26,000 employees located in offices and manufacturing facilities around the world. Today, Intel is the largest semiconductor company in the world. LITERATURE To order Intel literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your local sales office or distributor. INTEL LITERATURE SALES In the U.S. and Canada P.O. Box 7641 call toll free Mt. Prospect, IL 60056-7641 (BOO) 548-4725 This 800 number is for external customers only. CURRENT HANDBOOKS Product line handbooks contain data sheets, application notes, article reprints, and other design information. All handbooks can be ordered individually, and most are available in a pre-packaged set in the U.S. and Canada. Intel Title Order Number ISBN SET OF TWELVE HANDBOOKS 231003 N/A (Available in U.S. and Canada) CONTENTS LISTED BELOW FOR INDIVIDUAL ORDERING: CONNECTIVITY 231658 1-55512-174-8 EMBEDDED APPLICATIONS (1993/94) 270648 1-55512-179-9 EMBEDDED MICROCONTROLLERS & PROCESSORS 270645 1-55512-176-4 (2 volume set) MEMORY PRODUCTS 210830 1-55512-172-1 MICROCOMPUTER PRODUCTS 280407 1-55512-173-X MICROPROCESSORS (2 volume set) 230843 1-55512-169-1 MOBILE COMPUTER PRODUCTS 241420 1-55512-186-1 i750®, iB60™, i960® PROCESSORS AND RELATED PRODUCTS 272084 1-55512-185-3 PACKAGING 240800 1-55512-182-9 PERIPHERAL COMPONENTS 296467 1-55512-181-0 PRODUCT OVERVIEW 210846 NlA (A guide to Intel Architectures and Applications) PROGRAMMABLE LOGIC 296083 1-55512-180-2 ADDITIONAL LITERATURE: (Not included in handbook set) AUTOMOTIVE 231792 1-55512-125-X COMPONENTS QUALITY/RELIABILITY 210997 1-55512-132-2 CUSTOMER LITERATURE GUIDE 210620 N/A INTERNATIONAL LITERATURE GUIDE EOO029 N/A (Available in Europe only) MILITARY AND SPECIAL PRODUCTS (2 volume set) 210461 1-55512-189-6 SYSTEMS QUALITY/RELIABILITY 231762 1-55512-091-9 HANDBOOK DIRECTORY 241197 N/A (Index of all data sheets contained in the handbooks) LlTINCOV-W/111193 inte!® Pentium™ Processor User's Manual Volume 1: Pentium™ Processor Data Book NOTE: The Pentium™ Processor User's Manual consists of three books: Pentium™ Processor Data Book, Order Number 241428; the 82496 Cache Controller and 82491 Cache SRAM Data Book, Order Number 241429; and the Architecture and Programming Manual, Order Number 241430. Please refer to all three volumes when evaluating your design needs. 1993 I Intel Corporation makes no warranty for the use of Its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contamed herein. Intel retains the right to make changes to these specifications at any time, without notice. Contact your local sales office to obtain the latest specifications before placing your ~rder The following are trademarks of Intel Corporation and may only be used to identify Intel products: 376™ i860™ MCS® Above™ i960® Media MailTM ActionMedia® Intel287™ NetPort® BITBUSTM Intel386™ NetSentry ™ Code Builder™ Intel387™ NetSight™ DeskWare™ Intel486™ OpenNET'M Digital Studio™ Intel487™ OverDrive™ DVI® Intel® Paragon™ EtherExpress ™ intel inside® Pentium™ ETOXTM Intellec® ProSolver™ ExCA'M iPSC® RapidCADTM Exchange and Go ™ iRMX® READV-LAN'M FaxBACK® iSBC® Reference Point® Grand Chalienge™ iSBXTM RMXl80™ i® iWARpTM RxServer™ ICETM LANDeskTM SallSFAXtion® iCOMpTM LANPrint® SmartWire™ iLBXTM LANProtect™ Snapln 386™ Inboard™ LANSelect® Storage Broker™ Indeo™ LANShell® Storage Express ™ 1287™ LANSlght™ SugarCube™ i386™ LANSpace® The Computer Inslde™ i387™ LANSpool® Token Express ™ i486™ MAPNET'M Visual Edge ™ 1487™ Matched™ WVPIWYF® i750® MDS is an ordering code only and is not used as a product name or trademark. MDS is a registered trademark of Mohawk Data Sciences Corporation. CHMOS and HMOS are patented processes of Intel Corp. Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, adivision of Excelan, Inc. or its FASTPATH trade­ mark or products. MS-DOS and Windows are trademarks of Microsoft Corp. NeXTstep is a registered trademark of NeXT Computers, Inc. OSI2 IS a registered trademark of IBM Corp. UNIX IS a registered trademark of UNIX System Laboratories, Inc. ' Addition~1 copies of this manual or other Intel literature may be obtained from: Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641 © INTEL CORPORATION 1993 CG·010493 PENTIUMTM PROCESSOR • Binary Compatible with Large • 273-Pin Grid Array Package Software Base • BiCMOS Silicon Technology MS-DOS, Windows, OS/2, UNIX SVR4, NeXTstep 486, Solaris 2.0 • Increased Page Size 4M for Increased TLB Hit Rate • 32-Bit Microprocessor 32-Bit Addressing • Multi-Processor Support 64-Bit Data Bus Multiprocessor Instructions Support for Second Level Cache • Superscalar architecture Two pipelined integer units • Internal Error Detection Capable of under one Clock per Functional Redundancy Checking Instruction Built in Self Test Pipelined Floating Point Unit Parity testing and checking • Separate Code and Data Caches • IEEE 1149.1 Boundary Scan 8K Code, 8K Write Back Data Compatibility 2-way 32-byte Line Size • Performance Monitoring Software Transparent Counts Occurrence of Internal MESI Cache Consistency Events Protocol Traces Execution through • Advanced Design Features Pipelines Branch Prediction Virtual Mode Extensions The Pentium processor provides the new generation of power for high-end workstations and servers. The Pentium processor is compatible with the entire installed base of applications for DOS, Windows, OS/2, and UNIX. The Pentium processor's superscalar architecture can execute two instructions per clock cycle. Branch Prediction and separate caches also increase performance. The pipelined floating point unit of the Pentium processor delivers workstation level performance. Separate code and data caches reduce cache conflicts while remaining software transparent. The Pentium processor has 3.1 million transistors and is built on Intel's .8 Micron BiCMOS silicon technology. I iii I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I TABLE OF CONTENTS CHAPTER 1 PINOUT Page 1.1. PINOUT AND PIN DESCRIPTIONS ............................................................................. 1-1 1.1.1. Pentium™ Processor Pinout.. .................................................................................... 1-1 1.2. DESIGN NOTES ........................................................................................................... 1-6 1.3. QUICK PIN REFERENCE ............................................................................................. 1-6 1.4. PIN REFERENCE TABLES ........................................................................................ 1-14 1.5. PIN GROUPING ACCORDING TO FUNCTION ......................................................... 1-17 1.6. OUTPUT PIN GROUPING ACCORDING TO WHEN DRIVEN ................................... 1-18 CHAPTER 2 MICROPROCESSOR ARCHITECTURE OVERVIEW CHAPTER 3 COMPONENT OPERATION 3.1. PIPELINE AND INSTRUCTION FLOW ......................................................................... 3-1 3.1.1. Pentium Processor Pipeline Description and Improvements .................................... 3-2 3.1.1.1. INSTRUCTION PREFETCH ................................................................................. 3-3 3.1.2. Instruction Pairing Rules ........................................................................................... 3-4 3.2. BRANCH PREDICTION ................................................................................................ 3-5 3.3. WRITE BUFFERS AND MEMORY ORDERING ........................................................... 3-6 3.3.1. External Event Synchronization ................................................................................ 3-6 3.3.2. Serializing Operations ............................................................................................... 3-7 3.3.3. Linefill and Writeback Buffers ..................................................................................
Load more

Recommended publications
  • Intel® Processor Graphics: Architecture & Programming
    Intel® Processor Graphics: Architecture & Programming Jason Ross – Principal Engineer, GPU Architect Ken Lueh – Sr. Principal Engineer, Compiler Architect Subramaniam Maiyuran – Sr. Principal Engineer, GPU Architect Agenda 1. Introduction (Jason) 2. Compute Architecture Evolution (Jason) 3. Chip Level Architecture (Jason) Subslices, slices, products 4. Gen Compute Architecture (Maiyuran) Execution units 5. Instruction Set Architecture (Ken) 6. Memory Sharing Architecture (Jason) 7. Mapping Programming Models to Architecture (Jason) 8. Summary 2 Compute Applications * “The Intel® Iris™ Pro graphics and the Intel® Core™ i7 processor are … allowing me to do all of this while the graphics and video * never stopping” Dave Helmly, Solution Consulting Pro Video/Audio, Adobe Adobe Premiere Pro demonstration: http://www.youtube.com/watch?v=u0J57J6Hppg “We are very pleased that Intel is fully supporting OpenCL. DirectX11.2 We think there is a bright future for this technology.” Michael Compute Shader Bryant, Director of Marketing, Sony Creative Software Vegas* Software Family by Sony* * Optimized with OpenCL and Intel® Processor Graphics http://www.youtube.com/watch?v=_KHVOCwTdno * “Implementing [OpenCL] in our award-winning video editor, * PowerDirector, has created tremendous value for our customers by enabling big gains in video processing speed and, consequently, a significant reduction in total video editing time.” Louis Chen, Assistant Vice President, CyberLink Corp. * "Capture One Pro introduces …optimizations for Haswell, enabling remarkably
    [Show full text]
  • X86 Assembly Language Syllabus for Subject: Assembly (Machine) Language
    VŠB - Technical University of Ostrava Department of Computer Science, FEECS x86 Assembly Language Syllabus for Subject: Assembly (Machine) Language Ing. Petr Olivka, Ph.D. 2021 e-mail: [email protected] http://poli.cs.vsb.cz Contents 1 Processor Intel i486 and Higher – 32-bit Mode3 1.1 Registers of i486.........................3 1.2 Addressing............................6 1.3 Assembly Language, Machine Code...............6 1.4 Data Types............................6 2 Linking Assembly and C Language Programs7 2.1 Linking C and C Module....................7 2.2 Linking C and ASM Module................... 10 2.3 Variables in Assembly Language................ 11 3 Instruction Set 14 3.1 Moving Instruction........................ 14 3.2 Logical and Bitwise Instruction................. 16 3.3 Arithmetical Instruction..................... 18 3.4 Jump Instructions........................ 20 3.5 String Instructions........................ 21 3.6 Control and Auxiliary Instructions............... 23 3.7 Multiplication and Division Instructions............ 24 4 32-bit Interfacing to C Language 25 4.1 Return Values from Functions.................. 25 4.2 Rules of Registers Usage..................... 25 4.3 Calling Function with Arguments................ 26 4.3.1 Order of Passed Arguments............... 26 4.3.2 Calling the Function and Set Register EBP...... 27 4.3.3 Access to Arguments and Local Variables....... 28 4.3.4 Return from Function, the Stack Cleanup....... 28 4.3.5 Function Example.................... 29 4.4 Typical Examples of Arguments Passed to Functions..... 30 4.5 The Example of Using String Instructions........... 34 5 AMD and Intel x86 Processors – 64-bit Mode 36 5.1 Registers.............................. 36 5.2 Addressing in 64-bit Mode.................... 37 6 64-bit Interfacing to C Language 37 6.1 Return Values..........................
    [Show full text]
  • Multiprocessing Contents
    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
    [Show full text]
  • IXP400 Software's Programmer's Guide
    Intel® IXP400 Software Programmer’s Guide June 2004 Document Number: 252539-002c Intel® IXP400 Software Contents INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. The Intel® IXP400 Software v1.2.2 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation. This document and the software described in it are furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation.
    [Show full text]
  • The Intel X86 Microarchitectures Map Version 2.0
    The Intel x86 Microarchitectures Map Version 2.0 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • Variant: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
    [Show full text]
  • Technical Product Summary Classic/PCI I486 Baby-AT Motherboard
    INTEL OEM PRODUCTS AND SERVICES DIVISION PRELIMINARY - REV 0.1 ® Technical Product Summary Classic/PCI i486TM Baby-AT Motherboard Models: BP4S33AT BP4D33AT BP4D266AT Preliminary Version 0.1 April, 1993 Order Number PRELIMINARY Classic/PCI i486 Baby-AT Motherboard Technical Product Summary · Page 1 INTEL OEM PRODUCTS AND SERVICES DIVISION PRELIMINARY - REV 0.1 Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Intel Corporation retains the right to make changes to these specifications at any time, without notice. Contact your local sales office to obtain the latest specifications before placing your order. The following are trademarks of Intel Corporation and may only be used to identify Intel products: 376Ô i750â MAPNETÔ AboveÔ i860Ô MatchedÔ ActionMediaâ i960â MCSâ BITBUSÔ Intel287Ô Media MailÔ Code BuilderÔ Intel386Ô NetPortÔ DeskWareÔ Intel387Ô NetSentryÔ Digital StudioÔ Intel486Ô OpenNETÔ DVIâ Intel487Ô OverDriveÔ EtherExpressÔ Intelâ ParagonÔ ETOXÔ intel inside.Ô PentiumÔ ExCAÔ Intellecâ ProSolverÔ Exchange and GoÔ iPSCâ READY-LANÔ FaxBACKÔ iRMXâ Reference Pointâ FlashFileÔ iSBCâ RMX/80Ô Grand ChallengeÔ iSBXÔ RxServerÔ iâ iWARPÔ SatisFAXtionâ ICEÔ LANDeskÔ SnapIn 386Ô iLBXÔ LANPrintâ Storage BrokerÔ InboardÔ LANProtectÔ SuperTunedÔ i287Ô LANSelectâ The Computer Inside.Ô i386Ô LANShellâ TokenExpressÔ i387Ô LANSightÔ Visual EdgeÔ i486Ô LANSpaceâ WYPIWYFâ i487Ô LANSpoolâ IntelTechDirectÔ MDS is an ordering code only and is not used as a product name or trademark. MDS is a registered trademark of Mohawk Data Sciences Corporation. CHMOS and HMOS are patented processes of Intel Corp. Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc.
    [Show full text]
  • Embedded Intel486™ Processor Hardware Reference Manual
    Embedded Intel486™ Processor Hardware Reference Manual Release Date: July 1997 Order Number: 273025-001 The embedded Intel486™ processors may contain design defects known as errata which may cause the products to deviate from published specifications. Currently characterized errata are available on request. Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or oth- erwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel retains the right to make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641 or call 1-800-879-4683 or visit Intel’s web site at http:\\www.intel.com Copyright © INTEL CORPORATION, July 1997 *Third-party brands and names are the property of their respective owners. CONTENTS CHAPTER 1 GUIDE TO THIS MANUAL 1.1 MANUAL CONTENTS ..................................................................................................
    [Show full text]
  • Energy Per Instruction Trends in Intel® Microprocessors
    Energy per Instruction Trends in Intel® Microprocessors Ed Grochowski, Murali Annavaram Microarchitecture Research Lab, Intel Corporation 2200 Mission College Blvd, Santa Clara, CA 95054 [email protected], [email protected] Abstract where throughput performance is the primary objective. In order to deliver high throughput performance within a Energy per Instruction (EPI) is a measure of the amount fixed power budget, a microprocessor must achieve low of energy expended by a microprocessor for each EPI. instruction that the microprocessor executes. In this It is important to note that MIPS/watt and EPI do not paper, we present an overview of EPI, explain the consider the amount of time (latency) needed to process factors that affect a microprocessor’s EPI, and derive a an instruction from start to finish. Other metrics such as MIPS 2/watt (related to energy•delay) and MIPS 3/watt historical comparison of the trends in EPI over multiple 2 generations of Intel microprocessors. We show that the (related to energy•delay ) assign increasing importance recent Intel® Pentium® M and Intel® Core™ Duo to the time required to process instructions, and are thus microprocessors achieve significantly lower EPI than used in environments in which latency performance is what would be expected from a continuation of historical the primary objective. trends. 2. What Determines EPI? 1. Introduction Consider a capacitor that is charged and discharged With the power consumption of recent desktop by a CMOS inverter as shown in Figure 1. microprocessors having reached 130 watts, power has emerged at the forefront of challenges facing the V microprocessor designer [1, 2].
    [Show full text]
  • 8Th Generation Intel® Core™ Processor Datasheet, Vol. 1
    8th and 9th Generation Intel® Core™ Processor Families and Intel® Xeon® E Processor Family Datasheet, Volume 1 of 2 Supporting 8th Generation Intel® Core™ Processor Families, Intel® Pentium® Processors, Intel® Celeron® Processors for U/H/S Platforms, formerly known as Coffee Lake. Supporting 9th Generation Intel® Core™ Processor Families, Processors for S Platforms, formerly known as Coffee Lake Refresh For Datasheet Volume 2, Refer to Doc ID: 337345 October 2018 Revision 002 Document Number: 337344-002 Legal Lines and Disclaimers You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com. Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
    [Show full text]
  • Intel® Architecture Instruction Set Extensions and Future Features
    Intel® Architecture Instruction Set Extensions and Future Features Programming Reference May 2021 319433-044 Intel technologies may require enabled hardware, software or service activation. No product or component can be absolutely secure. Your costs and results may vary. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. All product plans and roadmaps are subject to change without notice. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not “commercial” names and not intended to function as trademarks. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be ob- tained by calling 1-800-548-4725, or by visiting http://www.intel.com/design/literature.htm. Copyright © 2021, Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.
    [Show full text]
  • Pioneer: Verifying Code Integrity and Enforcing Untampered Code Execution on Legacy Systems∗
    Pioneer: Verifying Code Integrity and Enforcing Untampered Code Execution on Legacy Systems∗ Arvind Seshadri Mark Luk Elaine Shi CMU/CyLab CMU/CyLab CMU/CyLab Adrian Perrig Leendert van Doorn Pradeep Khosla CMU/CyLab IBM CMU/CyLab ABSTRACT dispatcher communicates with the untrusted platform over a com- munication link, such as a network connection. After a successful We propose a primitive, called Pioneer, as a first step towards ver- invocation of Pioneer, the dispatcher obtains assurance that: 1) an ifiable code execution on untrusted legacy hosts. Pioneer does not arbitrary piece of code, called the executable, on the untrusted plat- require any hardware support such as secure co-processors or CPU- form is unmodified; 2) the unmodified executable is invoked for architecture extensions. We implement Pioneer on an Intel Pentium execution on the untrusted platform; and 3) the executable is ex- IV Xeon processor. Pioneer can be used as a basic building block ecuted untampered, despite the presence of malicious software on to build security systems. We demonstrate this by building a kernel the untrusted platform. rootkit detector. To provide these properties, we assume that the dispatcher knows Categories and Subject Descriptors: Software, Operating Sys- the hardware configuration of the untrusted platform, and that the tems, Security and Protection, Verification. untrusted platform cannot collude with other devices during verifi- General Terms: Security. cation. We also assume that the communication channel between Keywords: Verifiable Code Execution, Software-based Code At- the dispatcher and the untrusted platform provides the property of testation, Dynamic Root of Trust, Rootkit Detection, Self-check- message-origin authentication, i.e., the communication channel is summing Code.
    [Show full text]
  • Introduction
    IBM 6x86 MICROPROCRSSOR Sixth-Generation Superscalar Superpipelined x86-Compatible CPU Introduction S i x t h - G e n e r a t i o n S u p e r s c a l a r Optimum Performance for Superpipelined Architecture Windows®95 - Dual 7-stage integer pipelines - Intelligent instruction dispatch - High performance on-chip FPU with 64-bit interface - Out-of-order completion - Operating frequencies of 100 MHz and above - Register renaming - 16-KByte write-back cache - Data forwarding - Branch prediction X86 Instruction Set Compatible - Speculative execution - Runs Windows 95, Windows NT, DOS, UNIX, 64-Bit Data Bus Novell, OS/2, Solaris, and others - P54C socket compatible for quick time to market The IBM 6x86** microprocessor is a superscalar, timing constraints and allows the IBM 6x86 CPU to superpipelined CPU that provides sixth-generation operate at core frequencies starting at 100 MHz. In performance for x86 software. Since the IBM 6x86 addition, the IBM 6x86 CPU’s integer and floating CPU is fully compatible with the x86 instruction set, point units are optimized for maximum instruction it is capable of executing a wide range of existing throughput by using advanced architectural operating systems and applications, including techniques, including register renaming, Windows 95, DOS, Unix, Windows NT, Novell, out-of-order execution, data forwarding, branch OS/2, and Solaris. The IBM 6x86 CPU achieves top prediction, and speculative execution. These design performance levels through the use of two optimized innovations eliminate many data dependencies and superpipelined integer units and an on-chip floating resource conflicts that provide optimum point unit.
    [Show full text]