DOCSLIB.ORG

Logic Synthesis for Quantum Computing Mathias Soeken, Martin Roetteler, Nathan Wiebe, and Giovanni De Micheli

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Logic Synthesis for Quantum Computing Mathias Soeken, Martin Roetteler, Nathan Wiebe, and Giovanni De Micheli 1 Logic Synthesis for Quantum Computing Mathias Soeken, Martin Roetteler, Nathan Wiebe, and Giovanni De Micheli Abstract—Today’s rapid advances in the physical implementa- 1) Quantum computers process qubits instead of classical tion of quantum computers call for scalable synthesis methods to bits. A qubit can be in superposition and several qubits map practical logic designs to quantum architectures. We present can be entangled. We target purely Boolean functions as a synthesis framework to map logic networks into quantum cir- cuits for quantum computing. The synthesis framework is based input to our synthesis algorithms. At design state, it is on LUT networks (lookup-table networks), which play a key sufficient to assume that all input values are Boolean, role in state-of-the-art conventional logic synthesis. Establishing even though entangled qubits in superposition are even- a connection between LUTs in a LUT network and reversible tually acted upon by the quantum hardware. single-target gates in a reversible network allows us to bridge 2) All operations on qubits besides measurement, called conventional logic synthesis with logic synthesis for quantum computing—despite several fundamental differences. As a result, quantum gates, must be reversible. Gates with multiple our proposed synthesis framework directly benefits from the fanout known from classical circuits are therefore not scientific achievements that were made in logic synthesis during possible. Temporarily computed values must be stored the past decades. on additional helper qubits, called ancillae. An intensive We call our synthesis framework LUT-based Hierarchical use of intermediate results therefore increases the qubit Reversible Logic Synthesis (LHRS). Input to LHRS is a classical logic network, e.g., represented as Verilog description; output requirements of the resulting quantum circuit. Since is a quantum network (realized in terms of Clifford+T gates, qubits are a limited resource, the aim is to find circuits the most frequently used gate library in quantum computing). with a possibly small number of ancillae. Quantum The framework offers to trade-off the number of qubits for the circuits that compute a purely Boolean function are often number of quantum gates. In a first step, an initial network referred to as reversible networks. is derived that only consists of single-target gates and already completely determines the number of qubits in the final quantum 3) The quantum gates that can be implemented by current network. Different methods are then used to map each single- quantum computers can act on a single or at most two target gate into Clifford+T gates, while aiming at optimally using qubits [3]. Something as simple as an AND operation available resources. can therefore not be expressed by a single quantum gate. We demonstrate the effectiveness of our method in automati- A universal fault-tolerant quantum gate library is the cally synthesizing IEEE compliant floating point networks up to double precision. As many quantum algorithms target scientific Clifford+T gate set [3]. In this gate set, the T gate simulation applications, they can make rich use of floating point is sufficiently expensive in most approaches to fault arithmetic components. But due to the lack of quantum circuit tolerant quantum computing such that it is customary descriptions for those components, it can be difficult to find to neglect all other gates when costing a quantum a realistic cost estimation for the algorithms. Our synthesized circuit [6]. Mapping reversible functions into networks benchmarks provide cost estimates that allow quantum algorithm designers to provide the first complete cost estimates for a host of that minimize T gates is therefore a central challenge in quantum algorithms. Thus, the benchmarks and, more generally, quantum computing [7]. the LHRS framework are an essential step towards the goal of 4) When executing a quantum circuit on a quantum com- understanding which quantum algorithms will be practical in the puter, all qubits must eventually hold either a primary first generations of quantum computers. input value, a primary output value, or a constant. A circuit should not expose intermediate results to output I. INTRODUCTION lines as this can potentially destroy wanted interference effects, in particular if the circuit is used as a subroutine arXiv:1706.02721v1 [quant-ph] 8 Jun 2017 ECENT progress in fabrication makes the practical ap- R plication of quantum computers a tangible prospect [2], in a larger quantum computation. Qubits that neverthe- [3], [4], [5]. However, as quantum computers scale up to tackle less expose intermediate results are sometimes referred problems in computational chemistry, machine learning, and to as garbage outputs. cryptoanalysis, design automation will be necessary to fully leverage the power of this emerging computational model. It has recently been shown [8], [9], [10] that hierarchical Quantum circuits differ significantly in comparison to clas- reversible logic synthesis methods based on logic network sical circuits. This needs to be addressed by design automation representations are able to synthesize large arithmetic designs. tools: The underlying idea is to map subnetworks into reversible net- works. Hierarchical refers to the fact that intermediate results A preliminary version of this manuscript has been presented at the DAC computed by the subnetworks must be stored on additional 2017 conference [1]. M. Soeken and G. De Micheli are with the Integrated Systems Laboratory, ancilla qubits. If the subnetworks are small enough, one can EPFL, Lausanne, Switzerland. M. Roetteler and N. Wiebe are with Microsoft locally apply less efficient reversible synthesis methods that Research, Redmond, USA. do not require ancilla qubits and are based on Boolean satisfi- This research was supported by H2020-ERC-2014-ADG 669354 Cyber- Care, the Swiss National Science Foundation (200021-169084 MAJesty), and ability [11], truth tables [12], or decision diagrams [13]. How- the ICT COST Action IC1405. ever, state-of-the-art hierarchical synthesis methods mainly 2 suffer from two disadvantages. First, they do not explicitly y1 y2 y3 uncompute the temporary values from the subnetworks and 11 12 13 leave garbage outputs. In order to use the network in a quantum computer, one can apply a technique called “Bennett 7 8 9 10 trick” [14], which requires to double the number of gates and add one further ancilla for each primary output. Second, 1 2 3 4 5 6 current algorithms do not offer satisfying solutions to trade the number of qubits for the number of T gates. In contrast, many x1 x5 x4 x6 x7 x9 x8 x10 x11 x2 x3 algorithms optimize towards the direction of one extreme [10], Fig. 1. A 4-feasible network with 11 inputs, 3 outputs, and 13 gates. i.e., the number of qubits is very small for the cost of a very high number of T gates or vice versa. This paper presents a hierarchical synthesis framework separating it into two steps: synthesizing the mapping, de- based on k-feasible Boolean logic networks, which find use scribed in Sect. IV and mapping single-target gates, described in conventional logic synthesis. These are logic networks in in Sect. V. Section VI discusses the results of the experimental which every gate has at most k inputs. They are often referred evaluation and Sect. VII concludes. to as k-LUT (lookup table) networks. We show that there is a one-to-one correspondence between a k-input LUT in a logic II. PRELIMINARIES network and a reversible single-target gate with k control lines A. Some Notation in a reversible network. A single-target gate has a k-input A digraph G = (V; A) is called simple, if A ⊆ V × V , control function and a single target line that is inverted if i.e., there can be at most one arc between two vertices for and only if the control function evaluates to 1. The initial each direction. An acyclic digraph is called a dag. We refer reversible network with single-target gates can be derived − + to d (v) = #fw j (w; v) 2 Ag and d (v) = #fw j (v; w) 2 quickly and provides a skeleton for subsequent synthesis Ag as in-degree and out-degree of v, respectively. that already fixes the number of qubits in the final quantum network. As a second step, each single-target gate is mapped B. Boolean Logic Networks into a Clifford+T network. We propose different methods for the mapping. A direct method makes use of the exclusive- A Boolean logic network is a simple dag whose vertices sum-of-product (ESOP) representation of the control function are primary inputs, primary outputs, and gates and whose arcs that can be directly translated into multiple-controlled Toffoli connect gates to inputs, outputs, and other gates. Formally, a gates [15]. Multiple-controlled Toffoli gates are a specializa- Boolean logic network N = (V; A; F ) consists of a simple tion of single-target gates for which automated translations dag (V; A) and a function mapping F . It has vertices V = into Clifford+T networks exist. Another method tries to remap X [ Y [ G for primary inputs X, primary outputs Y , and − + a single-target gate into a LUT network with fewer number gates G. We have d (x) = 0 for all x 2 X and d (y) = 0 of inputs in the LUTs, by making use of temporarily unused for all y 2 Y . Arcs A ⊆ (X [ G × G [ Y ) connect primary qubits in the overall quantum network. We show that near- inputs and gates to other gates and primary outputs. Each gate Bd−(g) B optimal Clifford+T networks can be precomputed and stored g 2 G realizes a Boolean function F (g): ! , i.e., in a database if such LUT networks require sufficiently few the number of inputs in F (g) coincides with the number of gates.
Load more

Recommended publications
  • Synthesis and Verification of Digital Circuits Using Functional Simulation and Boolean Satisfiability
    Synthesis and Verification of Digital Circuits using Functional Simulation and Boolean Satisfiability by Stephen M. Plaza A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Computer Science and Engineering) in The University of Michigan 2008 Doctoral Committee: Associate Professor Igor L. Markov, Co-Chair Assistant Professor Valeria M. Bertacco, Co-Chair Professor John P. Hayes Professor Karem A. Sakallah Associate Professor Dennis M. Sylvester Stephen M. Plaza 2008 c All Rights Reserved To my family, friends, and country ii ACKNOWLEDGEMENTS I would like to thank my advisers, Professor Igor Markov and Professor Valeria Bertacco, for inspiring me to consider various fields of research and providing feedback on my projects and papers. I also want to thank my defense committee for their comments and in- sights: Professor John Hayes, Professor Karem Sakallah, and Professor Dennis Sylvester. I would like to thank Professor David Kieras for enhancing my knowledge and apprecia- tion for computer programming and providing invaluable advice. Over the years, I have been fortunate to know and work with several wonderful stu- dents. I have collaborated extensively with Kai-hui Chang and Smita Krishnaswamy and have enjoyed numerous research discussions with them and have benefited from their in- sights. I would like to thank Ian Kountanis and Zaher Andraus for our many fun discus- sions on parallel SAT. I also appreciate the time spent collaborating with Kypros Constan- tinides and Jason Blome. Although I have not formally collaborated with Ilya Wagner, I have enjoyed numerous discussions with him during my doctoral studies. I also thank my office mates Jarrod Roy, Jin Hu, and Hector Garcia.
    [Show full text]
  • A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks
    A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks Eleonora Testa∗, Mathias Soekeny, Heinz Riener∗, Luca Amaruz and Giovanni De Micheli∗ ∗Integrated Systems Laboratory, EPFL, Lausanne, Switzerland yMicrosoft, Switzerland zSynopsys Inc., Design Group, Sunnyvale, California, USA Abstract—Logic synthesis is a fundamental step in the real- correlates to the resistance of the function against algebraic ization of modern integrated circuits. It has traditionally been attacks [10], while the multiplicative complexity of a logic employed for the optimization of CMOS-based designs, as well network implementing that function only provides an upper as for emerging technologies and quantum computing. Recently, bound. Consequently, minimizing the multiplicative complexity it found application in minimizing the number of AND gates in of a network is important to assess the real multiplicative cryptography benchmarks represented as xor-and graphs (XAGs). complexity of the function, and therefore its vulnerability. The number of AND gates in an XAG, which is called the logic net- work’s multiplicative complexity, plays a critical role in various Second, the number of AND gates plays an important role cryptography and security protocols such as fully homomorphic in high-level cryptography protocols such as zero-knowledge encryption (FHE) and secure multi-party computation (MPC). protocols, fully homomorphic encryption (FHE), and secure Further, the number of AND gates is also important to assess multi-party computation (MPC) [11], [12], [6]. For example, the the degree of vulnerability of a Boolean function, and influences size of the signature in post-quantum zero-knowledge signatures the cost of techniques to protect against side-channel attacks.
    [Show full text]
  • Logic Optimization and Synthesis: Trends and Directions in Industry
    Logic Optimization and Synthesis: Trends and Directions in Industry Luca Amaru´∗, Patrick Vuillod†, Jiong Luo∗, Janet Olson∗ ∗ Synopsys Inc., Design Group, Sunnyvale, California, USA † Synopsys Inc., Design Group, Grenoble, France Abstract—Logic synthesis is a key design step which optimizes of specific logic styles and cell layouts. Embedding as much abstract circuit representations and links them to technology. technology information as possible early in the logic optimiza- With CMOS technology moving into the deep nanometer regime, tion engine is key to make advantageous logic restructuring logic synthesis needs to be aware of physical informations early in the flow. With the rise of enhanced functionality nanodevices, opportunities carry over at the end of the design flow. research on technology needs the help of logic synthesis to capture In this paper, we examine the synergy between logic synthe- advantageous design opportunities. This paper deals with the syn- sis and technology, from an industrial perspective. We present ergy between logic synthesis and technology, from an industrial technology aware synthesis methods incorporating advanced perspective. First, we present new synthesis techniques which physical information at the core optimization engine. Internal embed detailed physical informations at the core optimization engine. Experiments show improved Quality of Results (QoR) and results evidence faster timing closure and better correlation better correlation between RTL synthesis and physical implemen- between RTL synthesis and physical implementation. We elab- tation. Second, we discuss the application of these new synthesis orate on synthesis aware technology development, where logic techniques in the early assessment of emerging nanodevices with synthesis enables a fair system-level assessment on emerging enhanced functionality.
    [Show full text]
  • Quantum Computing: Principles and Applications
    Journal of International Technology and Information Management Volume 29 Issue 2 Article 3 2020 Quantum Computing: Principles and Applications Yoshito Kanamori University of Alaska Anchorage, [email protected] Seong-Moo Yoo University of Alabama in Huntsville, [email protected] Follow this and additional works at: https://scholarworks.lib.csusb.edu/jitim Part of the Communication Technology and New Media Commons, Computer and Systems Architecture Commons, Information Security Commons, Management Information Systems Commons, Science and Technology Studies Commons, Technology and Innovation Commons, and the Theory and Algorithms Commons Recommended Citation Kanamori, Yoshito and Yoo, Seong-Moo (2020) "Quantum Computing: Principles and Applications," Journal of International Technology and Information Management: Vol. 29 : Iss. 2 , Article 3. Available at: https://scholarworks.lib.csusb.edu/jitim/vol29/iss2/3 This Article is brought to you for free and open access by CSUSB ScholarWorks. It has been accepted for inclusion in Journal of International Technology and Information Management by an authorized editor of CSUSB ScholarWorks. For more information, please contact [email protected]. Journal of International Technology and Information Management Volume 29, Number 2 2020 Quantum Computing: Principles and Applications Yoshito Kanamori (University of Alaska Anchorage) Seong-Moo Yoo (University of Alabama in Huntsville) ABSTRACT The development of quantum computers over the past few years is one of the most significant advancements in the history of quantum computing. D-Wave quantum computer has been available for more than eight years. IBM has made its quantum computer accessible via its cloud service. Also, Microsoft, Google, Intel, and NASA have been heavily investing in the development of quantum computers and their applications.
    [Show full text]
  • Efficient Design of 2'S Complement Adder/Subtractor Using QCA
    International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 Vol. 2 Issue 11, November - 2013 Efficient Design of 2'S complement Adder/Subtractor Using QCA. D.Ajitha 1 Dr.K.Venkata Ramanaiah 3 , Assistant Professor, Dept of ECE, Associate Professor, ECE Dept , S.I.T.A.M..S., Chittoor, Y S R Engineering college of Yogi Vemana A.P. India. University, Proddatur. 2 4 P.Yugesh Kumar, Dr.V.Sumalatha , SITAMS,Chittoor, Associate Professor, Dept of ECE, J.N.T.U.C.E.A Ananthapur, A.P. Abstract: The alternate digital design of In this paper efficient 1-bit full adder [10] has CMOS Technology fulfilled with the Quantum taken to implement the above circuit by comparing with previous 1-bit full adder designs [7-9]. A full adder with Dot Cellular Automata. In this paper, the 2’s reduced one inverter is used and implemented with less complement adder design with overflow was number of cells. Latency and power consumption is also implemented as first time in QCA & have the reduced with the help of optimization process [5]. smallest area with the least number of cells, Therefore efficient two‟s complement adder is also reduced latency and low cost achieved with designed using the efficient 1-bit full adder [10] and reduced all the parameters like area delay and cost one inverter reduced full adder using majority compared with CMOS [14]. logic. The circuit was simulated with QCADesigner and results were included in The paper is organized as follows: In Section 2, this paper. QCA basics and design methods to implement gates functionalities is presented.
    [Show full text]
  • Negation-Limited Complexity of Parity and Inverters
    数理解析研究所講究録 第 1554 巻 2007 年 131-138 131 Negation-Limited Complexity of Parity and Inverters 森住大樹 1 垂井淳 2 岩間一雄 1 1 京都大学大学院情報学研究科, {morizumi, iwama}@kuis.kyoto-u.ac.jp 2 電気通信大学情報通信工学科, [email protected] Abstract 1 Introduction and Summary In negation-limited complexity, one considers circuits Although exponential lower bounds are known for the with a limited number of NOT gates, being mo- monotone circuit size [4], [6], at present we cannot tivated by the gap in our understanding of mono- prove a superlinear lower bound for the size of circuits tone versus general circuit complexity, and hop- computing an explicit Boolean function: the largest ing to better understand the power of NOT gates. known lower bound is $5n-o(n)[\eta, |10],$ $[8]$ . It is We give improved lower bounds for the size (the natural to ask: What happens if we allow a limited number of $AND/OR/NOT$) of negation-limited cir- number of NOT gatae? The hope is that by the study cuits computing Parity and for the size of negation- of negation-limited complexity of Boolean functions limited inverters. An inverter is a circuit with inputs under various scenarios [3], [17], [15]. [2], $|1$ ], $[13]$ , we $x_{1},$ $\ldots,x_{\mathfrak{n}}$ $\neg x_{1},$ $po\mathfrak{n}^{r}er$ and outputs $\ldots,$ $\neg x_{n}$ . We show that understand the of NOT gates better. (a) For $n=2^{f}-1$ , circuits computing Parity with $r-1$ We consider circuits consisting of $AND/OR/NOT$ NOT gates have size at least $6n-\log_{2}(n+1)-O(1)$, gates.
    [Show full text]
  • Designing a RISC CPU in Reversible Logic
    Designing a RISC CPU in Reversible Logic Robert Wille Mathias Soeken Daniel Große Eleonora Schonborn¨ Rolf Drechsler Institute of Computer Science, University of Bremen, 28359 Bremen, Germany frwille,msoeken,grosse,eleonora,[email protected] Abstract—Driven by its promising applications, reversible logic In this paper, the recent progress in the field of reversible cir- received significant attention. As a result, an impressive progress cuit design is employed in order to design a complex system, has been made in the development of synthesis approaches, i.e. a RISC CPU composed of reversible gates. Starting from implementation of sequential elements, and hardware description languages. In this paper, these recent achievements are employed a textual specification, first the core components of the CPU in order to design a RISC CPU in reversible logic that can are identified. Previously introduced approaches are applied execute software programs written in an assembler language. The next to realize the respective combinational and sequential respective combinational and sequential components are designed elements. More precisely, the combinational components are using state-of-the-art design techniques. designed using the reversible hardware description language SyReC [17], whereas for the realization of the sequential I. INTRODUCTION elements an external controller (as suggested in [16]) is utilized. With increasing miniaturization of integrated circuits, the Plugging the respective components together, a CPU design reduction of power dissipation has become a crucial issue in results which can process software programs written in an today’s hardware design process. While due to high integration assembler language. This is demonstrated in a case study, density and new fabrication processes, energy loss has sig- where the execution of a program determining Fibonacci nificantly been reduced over the last decades, physical limits numbers is simulated.
    [Show full text]
  • Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization
    Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization Shubham Raif,6,y, Walter Lau Neton,10,y, Yukio Miyasakao,1, Xinpei Zhanga,1, Mingfei Yua,1, Qingyang Yia,1, Masahiro Fujitaa,1, Guilherme B. Manskeb,2, Matheus F. Pontesb,2, Leomar S. da Rosa Juniorb,2, Marilton S. de Aguiarb,2, Paulo F. Butzene,2, Po-Chun Chienc,3, Yu-Shan Huangc,3, Hoa-Ren Wangc,3, Jie-Hong R. Jiangc,3, Jiaqi Gud,4, Zheng Zhaod,4, Zixuan Jiangd,4, David Z. Pand,4, Brunno A. de Abreue,5,9, Isac de Souza Camposm,5,9, Augusto Berndtm,5,9, Cristina Meinhardtm,5,9, Jonata T. Carvalhom,5,9, Mateus Grellertm,5,9, Sergio Bampie,5, Aditya Lohanaf,6, Akash Kumarf,6, Wei Zengj,7, Azadeh Davoodij,7, Rasit O. Topalogluk,7, Yuan Zhoul,8, Jordan Dotzell,8, Yichi Zhangl,8, Hanyu Wangl,8, Zhiru Zhangl,8, Valerio Tenacen,10, Pierre-Emmanuel Gaillardonn,10, Alan Mishchenkoo,y, and Satrajit Chatterjeep,y aUniversity of Tokyo, Japan, bUniversidade Federal de Pelotas, Brazil, cNational Taiwan University, Taiwan, dUniversity of Texas at Austin, USA, eUniversidade Federal do Rio Grande do Sul, Brazil, fTechnische Universitaet Dresden, Germany, jUniversity of Wisconsin–Madison, USA, kIBM, USA, lCornell University, USA, mUniversidade Federal de Santa Catarina, Brazil, nUniversity of Utah, USA, oUC Berkeley, USA, pGoogle AI, USA The alphabetic characters in the superscript represent the affiliations while the digits represent the team numbers yEqual contribution. Email: [email protected], [email protected], [email protected], [email protected] Abstract—Logic synthesis is a fundamental step in hard- artificial intelligence.
    [Show full text]
  • IJSRP, Volume 2, Issue 7, July 2012 Edition
    International Journal of Scientific and Research Publications, Volume 2, Issue 7, July 2012 1 ISSN 2250-3153 OF QUANTUM GATES AND COLLAPSING STATES- A DETERMINATE MODEL APRIORI AND DIFFERENTIAL MODEL APOSTEORI 1DR K N PRASANNA KUMAR, 2PROF B S KIRANAGI AND 3 PROF C S BAGEWADI ABSTRACT : We Investigate The Holistic Model With Following Composition : ( 1) Mpc (Measurement Based Quantum Computing)(2) Preparational Methodologies Of Resource States (Application Of Electric Field Magnetic Field Etc.)For Gate Teleportation(3) Quantum Logic Gates(4) Conditionalities Of Quantum Dynamics(5) Physical Realization Of Quantum Gates(6) Selective Driving Of Optical Resonances Of Two Subsystems Undergoing Dipole-Dipole Interaction By Means Of Say Ramsey Atomic Interferometry(7) New And Efficient Quantum Algorithms For Computation(8) Quantum Entanglements And No localities(9) Computation Of Minimum Energy Of A Given System Of Particles For Experimentation(10) Exponentially Increasing Number Of Steps For Such Quantum Computation(11) Action Of The Quantum Gates(12) Matrix Representation Of Quantum Gates And Vector Constitution Of Quantum States. Stability Conditions, Analysis, Solutional Behaviour Are Discussed In Detailed For The Consummate System. The System Of Quantum Gates And Collapsing States Show Contrast With The Documented Information Thereto. Paper may be extended to exponential time with exponentially increasing steps in the computation. INTRODUCTION: LITERATURE REVIEW: Double quantum dots: interdot interactions, co-tunneling, and Kondo resonances without spin (See for details Qing-feng Sun, Hong Guo ) Authors show that through an interdot off-site electron correlation in a double quantum-dot (DQD) device, Kondo resonances emerge in the local density of states without the electron spin-degree of freedom.
    [Show full text]
  • Digital IC Listing
    BELS Digital IC Report Package BELS Unit PartName Type Location ID # Price Type CMOS 74HC00, Quad 2-Input NAND Gate DIP-14 3 - A 500 0.24 74HCT00, Quad 2-Input NAND Gate DIP-14 3 - A 501 0.36 74HC02, Quad 2 Input NOR DIP-14 3 - A 417 0.24 74HC04, Hex Inverter, buffered DIP-14 3 - A 418 0.24 74HC04, Hex Inverter (buffered) DIP-14 3 - A 511 0.24 74HCT04, Hex Inverter (Open Collector) DIP-14 3 - A 512 0.36 74HC08, Quad 2 Input AND Gate DIP-14 3 - A 408 0.24 74HC10, Triple 3-Input NAND DIP-14 3 - A 419 0.31 74HC32, Quad OR DIP-14 3 - B 409 0.24 74HC32, Quad 2-Input OR Gates DIP-14 3 - B 543 0.24 74HC138, 3-line to 8-line decoder / demultiplexer DIP-16 3 - C 603 1.05 74HCT139, Dual 2-line to 4-line decoders / demultiplexers DIP-16 3 - C 605 0.86 74HC154, 4-16 line decoder/demulitplexer, 0.3 wide DIP - Small none 445 1.49 74HC154W, 4-16 line decoder/demultiplexer, 0.6wide DIP none 446 1.86 74HC190, Synchronous 4-Bit Up/Down Decade and Binary Counters DIP-16 3 - D 637 74HCT240, Octal Buffers and Line Drivers w/ 3-State outputs DIP-20 3 - D 643 1.04 74HC244, Octal Buffers And Line Drivers w/ 3-State outputs DIP-20 3 - D 647 1.43 74HCT245, Octal Bus Transceivers w/ 3-State outputs DIP-20 3 - D 649 1.13 74HCT273, Octal D-Type Flip-Flops w/ Clear DIP-20 3 - D 658 1.35 74HCT373, Octal Transparent D-Type Latches w/ 3-State outputs DIP-20 3 - E 666 1.35 74HCT377, Octal D-Type Flip-Flops w/ Clock Enable DIP-20 3 - E 669 1.50 74HCT573, Octal Transparent D-Type Latches w/ 3-State outputs DIP-20 3 - E 674 0.88 Type CMOS CD4000 Series CD4001, Quad 2-input
    [Show full text]
  • Arxiv:2103.11307V1 [Quant-Ph] 21 Mar 2021
    QuClassi: A Hybrid Deep Neural Network Architecture based on Quantum State Fidelity Samuel A. Stein1,4, Betis Baheri2, Daniel Chen3, Ying Mao1, Qiang Guan2, Ang Li4, Shuai Xu3, and Caiwen Ding5 1 Computer and Information Science Department, Fordham University, {sstein17, ymao41}@fordham.edu 2 Department of Computer Science, Kent State University, {bbaheri, qguan}@kent.edu 3 Computer and Data Sciences Department,Case Western Reserve University, {txc461, sxx214}@case.edu 4 Pacific Northwest National Laboratory (PNNL), Email: {samuel.stein, ang.li}@pnnl.gov 5 University of Connecticut, Email: [email protected] Abstract increasing size of data sets raises the discussion on the future of DL and its limitations [42]. In the past decade, remarkable progress has been achieved in In parallel with the breakthrough of DL in the past years, deep learning related systems and applications. In the post remarkable progress has been achieved in the field of quan- Moore’s Law era, however, the limit of semiconductor fab- tum computing. In 2019, Google demonstrated Quantum rication technology along with the increasing data size have Supremacy using a 53-qubit quantum computer, where it spent slowed down the development of learning algorithms. In par- 200 seconds to complete a random sampling task that would allel, the fast development of quantum computing has pushed cost 10,000 years on the largest classical computer [5]. Dur- it to the new ear. Google illustrates quantum supremacy by ing this time, quantum computing has become increasingly completing a specific task (random sampling problem), in 200 available to the public. IBM Q Experience, launched in 2016, seconds, which is impracticable for the largest classical com- offers quantum developers to experience the state-of-the-art puters.
    [Show full text]
  • Off-The-Shelf Components for Quantum Programming and Testing
    Off-the-shelf Components for Quantum Programming and Testing Cláudio Gomesa, Daniel Fortunatoc, João Paulo Fernandesa and Rui Abreub aCISUC — Departamento de Engenharia Informática da Universidade de Coimbra, Portugal bFaculty of Engineering of the University of Porto, Portugal cInstituto Superior Técnico, University of Lisbon, Portugal Abstract In this position paper, we argue that readily available components are much needed as central contribu- tions towards not only enlarging the community of quantum computer programmers, but also in order to increase their efficiency and effectiveness. We describe the work we intend to do towards providing such components, namely by developing and making available libraries of quantum algorithms and data structures, and libraries for testing quantum programs. We finally argue that Quantum Computer Programming is such an effervescent area that synchronization efforts and combined strategies within the community are demanded to shorten the time frame until quantum advantage is observed and can be explored in practice. Keywords Quantum Computing, Software Engineering, Reusable Components 1. Introduction There is a large body of compelling evidence that Computation as we have known and used for decades is under challenge. As new models for computation emerge, its limits are being pushed beyond what pragmatically had been seen in practice. In this line, Quantum Computing (QC) has received renewed worldwide attention. Having its foundations been thoroughly studied, mainly from the point of view of its physical implementation, their potential has, even if preliminarily, is currently being witnessed. A quantum computer can potentially solve various problems that a classical computer cannot solve efficiently; this is known as Quantum Supremacy.
    [Show full text]