DOCSLIB.ORG

3G SDI Time Division Multiplexer/De-Multiplexer

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
3G SDI Time Division Multiplexer/De-Multiplexer datasheet FLASHLINK SDI-TD-3GMX-5 / SDI-TD-3GDX-5 3G SDI time division multiplexer/de-multiplexer This Flashlink 3G-SDI time division Key features multiplexer offers transport of • 4 x SD-SDI + 1 x HD-SDI or 2 x HD into 3G-SDI synchronous or asynchronous SD-/HD-SDI • Transport of 8 x SD-SDI over 3G-SDI when combined signals over an 3G-SDI infrastructure. with HD-TDM The 3G-SDI TDM signal is a fully compliant SMPTE 1080p • Fully SMPTE compliant 3G-SDI TDM link level B signal stream. The card can be configured to • On-board optical transmitter and receiver multiplex two HD-SDI signals into one 3G-SDI, or four SD- SDI and one HD-SDI signals into 3G-SDI. Transport eight SD-SDI signals over one 3G-SDI link by combining these new modules with the existing SDI-TD-MUX/SDI-TD- DMUX. On board optional optics for different transport schemes are available. R1514 nevion.com Equalizer Equalizer HD-SDI/SD-SDI Reclocker Reclocker HD-SDI/SD-SDI Optical 3G-SDI Output Optical 3G-SDI Input Equalizer Equalizer Optical Transmitter Optical Receiver HD-SDI/SD-SDI Reclocker Reclocker HD-SDI/SD-SDI Equalizer Equalizer 2x1 SD-SDI Reclocker TDM-MUX 3G-SDI3G-SDI Change- TDM-DMUX Reclocker SD-SDI InInfrfrasastructurtructuree over Equalizer Equalizer SD-SDI Reclocker Reclocker SD-SDI Electrical 3G-SDI Output Electrical 3G-SDI Input Equalizer Equalizer SD-SDI Reclocker Reclocker SD-SDI Microcontroller Remote Remote Control Microcontroller Control SDI-TD-3GMX-5 SDI-TD-3GDX-5 Common specifications General Power MUX +5V / 5.0W +15V / 1.5W Power DMUX +5 V / 3.9W +15 V / 1.7W Temperature range 0 to +45 °C Control Web control through Multicon GYDA SNMP control through Multicon GYDA Manual control by DIP switches and LED status monitoring Supported standards SMPTE 125M-1995 Component video signal 4:2:2 – bit-parallel digital interface SMPTE 259M SDTV1 digital signal/data – serial digital interface SMPTE 274M-2008 1920 x 1080 Image sample structure, digital representation and digital timing reference sequences for multiple picture rates SMPTE 291M-2006 Ancillary data packet and space formatting SMPTE 292-2008 1.5Gb/s signal/data serial interface SMPTE 296M-2001 1280 × 720 Progressive image sample structure – analog and digital representation and analog interface SMPTE 297-2006 Serial digital fiber transmission system for SMPTE 259M, SMPTE 344M, SMPTE 292 and SMPTE 424M signals SMPTE 424M-2006 3Gb/s signal/data serial interface SMPTE 425-2008 3GB/s signal/data, serial interface – source image format mapping SMPTE RP165 Error detection checkwords and status flags for use in bit-serial digital interfaces for television Backpanel Latency Less than 100us (combined through MUX and DMUX), in addition comes 5us/km of fiber signal propagation time nevion.com Specifications SDI-TD-3GMX-5 SDI-TD-3GDX-5 Electrical video input Electrical video input Number of inputs 5 Number of inputs 1 Input signal 2 x SD/HD-SDI and 3 x SD-SDI Input signal 3G/HD-SDI with a TDM payload Connector BNC Connector BNC Impedance 75 Impedance 75 Equalization Automatic up to 100m Belden 1694A Equalization Automatic up to 70 m Belden 1694A Return loss >15dB up to 1485MHz Return loss >15dB up to 1485MHz >10dB up to 2970MHz Electrical video output Number of outputs 1 Electrical video output Number of outputs 5 Signal polarity Non-inverting Signal polarity Non-inverting Output signal 3G/HD-SDI according to SMPTE 425M Layer B, marked as 1080/30p Connector BNC Connector BNC Output signal 2 x HD/SD-SDI and 3 x SD-SDI Impedance 75 Ohm Impedance 75 Ohm Return loss >15dB up to 1485MHz Return loss >15 dB up to 1485MHz >10dB up to 2970MHz >10dB up to 2970MHz Jitter (UI = unit interval) Max. 0.2 UI Jitter (UI = unit interval) Max. 0.2 UI Signal level 0.8 V ± 10% Signal level 0.8 V ± 10% Optical video output Optical video output Number of outputs 1 Number of inputs 1 Signal polarity Non-inverting Input signal 3G/HD-SDI with a TDM payload Output signal 3G/HD-SDI according to SMPTE 425M Layer B, Connector SC/UPC marked as 1080/30p Transmission circuit Single mode 9/125 µm Connector SC/UPC fiber Transmission circuit Single mode 9/125um Sensitivity Better than -28dB (option –R-L) fiber Better than -20dBm (option –R) Light source F-P / DFB laser Detector overload Min. -6dBm (option –R-L) threshold Min. -3dBm (option –R) Optical power -5dBM @ 1310nm (F-P laser) 0dBm CWDM (DFB laser) Detector damage > +1dBm 0/+5dBm DWDM (DFB laser) threshold Optical center 1310nm Optical wavelength 1200 – 1620nm wavelength CWDM according to ITU-T G.694.2 Connector return loss > 40dB DWDM according to ITU-T G.694.1 ch 20 – 59 Max. wavelength drift 13T: ±20nm CWDM: ±6nm DWDM: ±0.16nm Jitter (UI = unit interval) Max. 0.2 UI Connector return loss better than 40dB w/ SM fiber Ordering options 17175 SDI-TD-3GDX-5 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI demux. 19341 SDI-TD-3GDX-5-R 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI demux. Standard PIN optical receiver. 19342 SDI-TD-3GDX-5-R-L 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI demux. Long haul optical receiver. 17172 SDI-TD-3GMX-5 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI mux. 19343 SDI-TD-3GMX-5-13T,-5.0dBm 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI mux. Short haul optical transmitter. 50122 SDI-TD-3GMX-5-C1xxx 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI mux. 0dBm CWDM optical transmitter. 50124 SDI-TD-3GMX-5-D15xx.xx, +5dBm 4 x SD-SDI + 1 x SD/HD-SDI or 2 x HD-SDI mux. +5.0dBm DWDM optical transmitter. CONTACT INFORMATION The Americas [email protected] +1 (805) 247-8560 Asia Pacific [email protected] +65 6872 9361 Europe and Africa [email protected] +47 33 48 99 99 / +47 22 88 97 50 Middle East [email protected] +971 (0)4 3901018 UK [email protected] +44 118 9735831 nevion.com Nevion reserves the right to make changes without notice to equipment specification or design. The information provided in this document is for guidance purposes only and shall not form part of any contract. © 2015 Nevion. All rights reserved..
Load more

Recommended publications
  • VC-1 Compressed Video Bitstream Format and Decoding Process
    _________________________________________________________________ SMPTE 421M-2006 SMPTE STANDARD VC-1 Compressed Video Bitstream Format and Decoding Process _________________________________________________________________ Intellectual property notice Copyright 2003-2006 THE SOCIETY OF MOTION PICTURE AND TELEVISION ENGINEERS 3 Barker Ave. White Plains, NY 10601 +1 914 761 1100 Fax +1 914 761-3115 E-mail [email protected] Web http://www.smpte.org The user’s attention is called to the possibility that compliance with this document may require use of inventions covered by patent rights. By publication of this document, no position is taken with respect to the validity of these claims or of any patent rights in connection therewith. The patent holders have, however, filed statements of willingness to grant a license under these rights on fair, reasonable and nondiscriminatory terms and conditions to applicants desiring to obtain such a license. Contact information may be obtained from the SMPTE. No representation or warranty is made or implied that these are the only licenses that may be required to avoid infringement in the use of this document. © SMPTE 2003-2006 – All rights reserved Approved 24-February-2006 i Foreword SMPTE (the Society of Motion Picture and Television Engineers) is an internationally-recognized standards developing organization. Headquartered and incorporated in the United States of America, SMPTE has members in over 80 countries on six continents. SMPTE’s Engineering Documents, including Standards, Recommended Practices and Engineering Guidelines, are prepared by SMPTE’s Technology Committees. Participation in these Committees is open to all with a bona fide interest in their work. SMPTE cooperates closely with other standards-developing organizations, including ISO, IEC and ITU.
    [Show full text]
  • Digital Video Quality Handbook (May 2013
    Digital Video Quality Handbook May 2013 This page intentionally left blank. Executive Summary Under the direction of the Department of Homeland Security (DHS) Science and Technology Directorate (S&T), First Responders Group (FRG), Office for Interoperability and Compatibility (OIC), the Johns Hopkins University Applied Physics Laboratory (JHU/APL), worked with the Security Industry Association (including Steve Surfaro) and members of the Video Quality in Public Safety (VQiPS) Working Group to develop the May 2013 Video Quality Handbook. This document provides voluntary guidance for providing levels of video quality in public safety applications for network video surveillance. Several video surveillance use cases are presented to help illustrate how to relate video component and system performance to the intended application of video surveillance, while meeting the basic requirements of federal, state, tribal and local government authorities. Characteristics of video surveillance equipment are described in terms of how they may influence the design of video surveillance systems. In order for the video surveillance system to meet the needs of the user, the technology provider must consider the following factors that impact video quality: 1) Device categories; 2) Component and system performance level; 3) Verification of intended use; 4) Component and system performance specification; and 5) Best fit and link to use case(s). An appendix is also provided that presents content related to topics not covered in the original document (especially information related to video standards) and to update the material as needed to reflect innovation and changes in the video environment. The emphasis is on the implications of digital video data being exchanged across networks with large numbers of components or participants.
    [Show full text]
  • Application Note 1334 the LMH0030 in Segmented Frames Applications
    The LMH0030 in Segmented Frames Applications AN-1334 National Semiconductor The LMH0030 in Application Note 1334 Kai Peters Segmented Frames August 2006 Applications 1.0 Introduction applications such as digital routers, production switchers, format converters or video servers. Figure 1 shows a typical The LMH0030 and LMH0031 Standard and High Definition application diagram with the LMH0030 Serializer and Video chipset is an ideal solution for a variety of products in LMH0031 Deserializer. the standard and high definition video systems realm. It allows easy integration in a number of professional video 20108501 FIGURE 1. Typical Application Diagram for the LMH0030 and LMH0031 The LMH0030 Digital Video Serializer automatically recog- video data compliant to SMPTE 259M and SMPTE 344M for nizes Standard Definition (SD) video and High Definition SD and SMPTE 292M for HD Video and serialization to the (HD) video formats according to the respective Society of output ports. Motion Picture and Television Engineers (SMPTE) stan- Table 1 summarizes the supported frame set of the dards. The device is compliant to SMPTE 125M/267M for LMH0030 and Figure 2 shows the simplified data path of the standard definition and SMPTE 260M/274M/295M/296M LMH0030 SD/HD Encoder/Serializer. high definition video as provided to the parallel 10bit or 20bit interfaces. The LMH0030 auto-detects and processes the TABLE 1. Automated Supported Frames by the LMH0030 Format Apecification Frame Rate Lines Active Lines Samples Active Samples SDTV, 54 SMPTE 344M 60I 525 507/1487 3432 2880 SDTV, 36 SMPTE 267M 60I 525 507/1487 2288 1920 SDTV, 27 SMPTE 125M 60I 525 507/1487 1716 1440 SDTV, 54 ITU-R BT 601.5 50I 625 577 3456 2880 SDTV, 36 ITU-R BT 601.5 50I 625 577 2304 1920 SDTV, 27 ITU-R BT 601.5 50I 625 577 1728 1440 PHYTER® is a registered trademark of National Semiconductor.
    [Show full text]
  • Bit-Serial Digital Interface for High-Definition Television Systems
    ANSI/SMPTE 292M-1996 SMPTE STANDARD for Television ---- Bit-Serial Digital Interface for High-Definition Television Systems Page 1 of 9 pages 1 Scope ANSI/SMPTE 274M-1995, Television ---- 1920 × 1080 Scanning and Interface This standard defines a bit-serial digital coaxial and fiber-optic interface for HDTV component signals ANSI/SMPTE 291M-1996, Television ---- Ancillary operating at data rates in the range of 1.3 Gb/s to 1.5 Data Packet and Space Formatting Gb/s. Bit-parallel data derived from a specified source format are multiplexed and serialized to form the serial SMPTE RP 184-1995, Measurement of Jitter in Bit- data stream. A common data format and channel Serial Digital Interfaces coding are used based on modifications, if necessary, to the source format parallel data for a given high- IEC 169-8 (1978), Part 8: R.F. Coaxial Connectors with definition television system. Coaxial cable interfaces Inner Diameter of Outer Conductor 6.5 mm (0.256 in) are suitable for application where the signal loss does with Bayonet Lock ---- Characteristic Impedance 50 not exceed an amount specified by the receiver manu- Ohms (Type BNC), and Appendix A (1993) facturer. Typical loss amounts would be in the range of up to 20 dB at one-half the clock frequency. Fiber IEC 793-2 (1992), Optical Fibres, Part 2: Product optic interfaces are suitable for application at up to 2 Specifications km of distance using single-mode fiber. IEC 874-7 (1990), Part 7: Fibre Optic Connector Several source formats are referenced and others Type FC operating within the covered data rate range may be serialized based on the techniques defined by this 3 Definition of terms standard.
    [Show full text]
  • Presentation Title Sub-Title / Date
    Review of HDTV (production) standards Hans Hoffmann Senior Engineer Technical Department, EBU [email protected] Overview HDTV basics Interfaces Compression HD-Ready, HDTV-Ready, EBU Demos @ IBC2005 1080p/50 Summary Uncompromised quality of Sound and Video Details (for advertisements) “Bad” HDTV more annoying than “bad” SDTV High-Definition Television Design Viewing Distance: max. 3h on a 50inch display Preferred Viewing Distance: Line or pixel structure Picture width pw [m] ] c/pw [m ph Line density Ld [m] not visible gh h ] e hi D [m ur c/p nal ago s] ct Di che Pi [in 1' (1/ . 60° ) View in g Dista [m] n ce d α Definitions • SDTV: – 625-line TV = active 576 lines, “576i/25” – 525-line TV = active 480 lines, “480i/29.94” • HDTV: – 1080i/25 – 1080p/25 or 1080p/24 – 720p/50 – 1080p/50 •Interlaced or progressive scan HDTV – Options in the Signal Chain Creation Production Encoder Distribution Decoder Interfacing Display What did we learn from theSat. SDTV debate on interfaces and compression?DTT. IP etc. • The wholeSig. Process.signal chain determines STBthe final qualityDisplay at theCompression consumer Decoder Studio-InterfacesHDTV is muchSignal Processimoreng sensitiveContribution to technicalNew STBand Display HD-SDI (1.485Gb) P/I still MPEG-2 (VC-1, H264) HD-Ready HD-SDI (3Gb) artistical1080i/25 errors. 422P@HL HDTV Ready 720p/50-60 10 Gb? 1080p/25 Emission format (720p/50 1080i/25-30 HD-SDTI • We 1080p/24need to be moreH.264-AcarefulVC and have1080i/25)to provide 720p/50 prop. SMPTE VC1 Impact of sufficient1080p/50 quality 720p/50headroom in the studio.
    [Show full text]
  • Multi-Rate Serial Digital Interface Physical Layer User’
    ispLever TM CORECORE Multi-Rate Serial Digital Interface Physical Layer IP Core User’s Guide January 2012 ipug70_01.2 Multi-Rate Serial Data Interface Physical Layer Lattice Semiconductor IP Core User’s Guide Introduction Serial Digital Interface (SDI) is the most popular raw video link standard used in television broadcast studios and video production facilities. Field Programmable Gate Arrays (FPGAs) with SDI interface capability can be used for acquisition, mixing, storage, editing, processing and format conversion applications. Simpler applications use FPGAs to acquire SDI data from one or more standard definition (SD) or high definition (HD) sources, perform sim- ple processing and retransmit the video data in SDI format. Such applications require an SDI physical layer (PHY) interface and some basic processing blocks such as a color space converter and frame buffer. In more complex applications, the acquired video receives additional processing, such as video format conversion, filtering, scaling, graphics mixing and picture-in-picture display. FPGA devices can also be used as a bridge between SDI video sources and backplane protocols such as PCI Express or Ethernet, with or without any additional video processing. In an FPGA-based SDI solution, the physical interface portion is often the most challenging part of the solution. This is because the PHY layer includes several device-dependent components such as high speed I/Os (inputs/outputs), serializer/deserializer (SERDES), clock/data recovery, word alignment and timing signal detection logic. Video processing, on the other hand, is algorithmic and is usually achieved using proprietary algorithms developed by in-house teams. The Lattice Multi-Rate SDI PHY Intellectual Property (IP) Core is a complete SDI PHY interface that connects to the high-speed SDI serial data on one side and the formatted parallel data on the other side.
    [Show full text]
  • Understanding HD and 3G-SDI Video Poster
    Understanding HD & 3G-SDI Video EYE DIGITAL SIGNAL TIMING EYE DIAGRAM The eye diagram is constructed by overlaying portions of the sampled data stream until enough data amplitude is important because of its relation to noise, and because the Y', R'-Y', B'-Y', COMMONLY USED FOR ANALOG COMPONENT ANALOG VIDEO transitions produce the familiar display. A unit interval (UI) is defined as the time between two adjacent signal receiver estimates the required high-frequency compensation (equalization) based on the Format 1125/60/2:1 750/60/1:1 525/59.94/2:1, 625/50/2:1, 1250/50/2:1 transitions, which is the reciprocal of clock frequency. UI is 3.7 ns for digital component 525 / 625 (SMPTE remaining half-clock-frequency energy as the signal arrives. Incorrect amplitude at the Y’ 0.2126 R' + 0.7152 G' + 0.0722 B' 0.299 R' + 0.587 G' + 0.114 B' 259M), 673.4 ps for digital high-definition (SMPTE 292) and 336.7ps for 3G-SDI serial digital (SMPTE 424M) sending end could result in an incorrect equalization applied at the receiving end, thus causing Digital video synchronization is provided by End of Active Video (EAV) and Start of Active Video (SAV) sequences which start with a R'-Y' 0.7874 R' - 0.7152 G' - 0.0722 B' 0.701 R' - 0.587 G' - 0.114 B' as shown in Table 1. A serial receiver determines if the signal is “high” or “low” in the center of each eye, and signal distortions. Overshoot of the rising and falling edge should not exceed 10% of the waveform HORIZONTAL LINE TIMING unique three word pattern: 3FFh (all bits in the word set to 1), 000h (all 0’s), 000h (all 0’s), followed by a fourth “XYZ” word whose B'-Y' -0.2126 R' - 0.7152 G' + 0.9278 B' -0.299 R' - 0.587 G' + 0.886 B' detects the serial data.
    [Show full text]
  • Multi-Rate Serial Digital Interface (SDI) Physical Layer IP Core Is an Ipexpress User-Configurable Core and Can Be Used to Generate Any Allowable Configuration
    ispLever TM CORECORE Multi-Rate Serial Digital Interface Physical Layer IP Core User’s Guide January 2012 ipug70_01.2 Multi-Rate Serial Data Interface Physical Layer Lattice Semiconductor IP Core User’s Guide Introduction Serial Digital Interface (SDI) is the most popular raw video link standard used in television broadcast studios and video production facilities. Field Programmable Gate Arrays (FPGAs) with SDI interface capability can be used for acquisition, mixing, storage, editing, processing and format conversion applications. Simpler applications use FPGAs to acquire SDI data from one or more standard definition (SD) or high definition (HD) sources, perform sim- ple processing and retransmit the video data in SDI format. Such applications require an SDI physical layer (PHY) interface and some basic processing blocks such as a color space converter and frame buffer. In more complex applications, the acquired video receives additional processing, such as video format conversion, filtering, scaling, graphics mixing and picture-in-picture display. FPGA devices can also be used as a bridge between SDI video sources and backplane protocols such as PCI Express or Ethernet, with or without any additional video processing. In an FPGA-based SDI solution, the physical interface portion is often the most challenging part of the solution. This is because the PHY layer includes several device-dependent components such as high speed I/Os (inputs/outputs), serializer/deserializer (SERDES), clock/data recovery, word alignment and timing signal detection logic. Video processing, on the other hand, is algorithmic and is usually achieved using proprietary algorithms developed by in-house teams. The Lattice Multi-Rate SDI PHY Intellectual Property (IP) Core is a complete SDI PHY interface that connects to the high-speed SDI serial data on one side and the formatted parallel data on the other side.
    [Show full text]
  • SMPTE STANDARD- --- 3 Gb/S Signal/Data Serial Interface
    Proposed SMPTE Standard for Television Date: <2005-12-12> TP Rev 0 SMPTE 424M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- --- 3 Gb/s Signal/Data Serial Interface Warning This document is not a SMPTE Standard. It is distributed for review and comment. It is subject to change without notice and may not be referred to as a SMPTE Standard. Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation. Distribution does not constitute publication. © SMPTE 2004 – All rights reserved 1 Contents Page 1 Scope .................................................................................................................................................................3 2 Normative References .......................................................................................................................................3 3 Source data........................................................................................................................................................3 4 Parallel data format............................................................................................................................................4 5 Serial data format...............................................................................................................................................4 6 Coaxial cable interface ......................................................................................................................................5
    [Show full text]
  • HD-STAR® Handheld HD-SDI and SD-SDI Generator and Monitor
    HD-STAR® Handheld HD-SDI and SD-SDI Generator and Monitor FEATURES • Multiple functionality – Color monitor – Vectorscope – Waveform monitor VIDEO TEST – Test signal generator – Embedded audio monitor // – Serial data analyzer T N • Multiformats – HD-SDI – SD-SDI EME • Portable, handheld – PDA-sized SUR – Weighs under one pound with battery • Integrated 320x240 color LCD display EA • Touchscreen operation ND M A PRODUCT DETAILS T With a powerful array of features and functions that include a video test signal gen- S erator, color monitor, waveform monitor, vectorscope, serial data analyzer and an au- E T dio analyzer/monitor, the lightweight HD-STAR is ideal for monitoring field production camera setup, equipment installation, or troubleshooting signal path issues related to high-definition and standard-definition digital formats. The Videotek® HD-STAR® is a portable, battery-powered HD-SDI and SD-SDI This PDA-sized test monitor was designed to offer the convenience of portability without video generator and monitor. Also possessing embedded audio generator and sacrificing function and performance. To enhance the user’s experience, the HD-STAR monitor capabilities, the HD-STAR provides a level of multiformat functionality and features an integrated 320x240 color LCD display, utilizing touchscreen technology to control and configure each operation. Maintaining power in versatility that sets it apart from other handheld test and measurement products the field won’t be a problem — the HD-STAR runs on a Li-Ion battery pack. on the market. The HD-STAR includes one looping video input for monitoring HD-SDI and SD-SDI sig- nals formatted in SMPTE 292 M or SMPTE 259 M-C with embedded audio.
    [Show full text]
  • 1. Introduction
    AN377 TIMING AND SYNCHRONIZATION IN BROADCAST VIDEO 1. Introduction Digitization of video signals has been common practice in broadcast video for many years. Early digital video was commonly encoded on a 10-bit parallel bus, but as higher processing speeds became practical, a serial form of the digitized video signal called the Serial Digital Interface (SDI) was developed and standardized. Serialization of the digital video stream greatly facilitates its distribution within a professional broadcast studio. Master Sync Generator Sync Video Server (Mass Storage) (Genlock) On-site Video Cameras SDI SDI Video Switching/ Processing SDI Transmission Facility SDI SDI Distribution Video Amplifier SDI SDI Router Frame Synchronizer SDI SDI Remote Professional Video Server Video Camera Monitor (Storage) Figure 1. Typical Example of a Professional Broadcast Video In a studio with multiple cameras, it is important that video signals coming from multiple sources are frame aligned or synchronized to allow seamless switching between video sources. For this reason, a synchronization signal is often distributed to all video sources using a master synchronization generator as shown in Figure 1. This allows video switching equipment to select between multiple sources without having to buffer and re-synchronize all of its input video signals. In this application note, we will take a closer look at the various components that make up a broadcast video system and how each of the components play a role in the synchronization chain. Rev. 0.1 8/09 Copyright © 2009 by Silicon Laboratories AN377 AN377 2. Digitizing the Video Signal A video camera uses sensors to capture and convert light to electrical signals that represent the three primary colors– red, green, and blue (RGB).
    [Show full text]
  • 22.2 Multichannel Audio Format Standardization Activity
    22.2 Multichannel Audio Format Standardization Activity The audio format for Super Hi-Vision, which is 2. The 22.2 Multichannel Audio Format under research and development for high-presence 2.1 Requirements for a High-Presence Audio Format broadcasting in the future, is 22.2 multichannel audio. The requirements for a high-presence audio format for The 22.2 multichannel format is a 3D sound play-back use with Super Hi-Vision are as follows: format that is able to reproduce sound impressions that are much closer to natural sound than the 5.1 (1) Must be able to localize an audio image anywhere multichannel audio format used in current digital on the screen. broadcasts. Here, we present an overview of the 22.2 In viewing environments with a wide field of view multichannel audio format and describe current and large screen, it is important to be able to match the activities toward international standardization. positions of the video and audio images*2. Thus, a format that is able to localize the sound image anywhere on the screen is required. 1. Introduction At NHK STRL, we are developing Super Hi-Vision1) (2) Must be able to reproduce sound coming from all and conducting research toward the realization of high- directions surrounding the viewing position. presence broadcasting. Super Hi-Vision is an ultra-high- Sound arrives from all directions in the actual acoustic resolution video system with 4000 scaning lines and a field. Accordingly, to reproduce a high sense of presence, viewing angle*1 of 100°. The standard viewing distance the audio format must be able to reproduce sound for a video system is set such that the pixels are just coming from all directions.
    [Show full text]