DOCSLIB.ORG

Graphics Controllers & Development Tools GRAPHICS SOLUTIONS PRODUCT OVERVIEW GRAPHICS SOLUTIONS

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

PRODUCT OVERVIEW GRAPHICS SOLUTIONS Graphics Controllers & Development Tools GRAPHICS SOLUTIONS PRODUCT OVERVIEW GRAPHICS SOLUTIONS Copyright © 2008 Fujitsu Limited Tokyo, Japan and Fujitsu Microelectronics Europe This brochure contains references to various Fujitsu Graphics Controller products GmbH. All Rights Reserved. under their original development code names. Fujitsu does not lay any claim to the unique future use of these code names. The information contained in this document has been carefully checked and is believed to be entirely reliable. However Fujitsu and its subsidiaries assume no Designed and produced in the UK. Printed on environmentally friendly paper. responsibility for inaccuracies. The information contained in this document does not convey any licence under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu Limited and its subsidiaries reserve the right to change products or ARM is a registered trademark of ARM Limited in UK, USA and Taiwan. specifications without notice. ARM is a trademark of ARM Limited in Japan and Korea. ARM Powered logo is a registered trademark of ARM Limited in Japan, UK, USA, and Taiwan. No part of this publication may be copied or reproduced in any form or by any means ARM Powered logo is a trademark of ARM Limited in Korea. or transferred to any third party without the prior consent of Fujitsu. ARM926EJ-S and ETM9 are trademarks of ARM Limited. CONTENTS Introduction to Graphics Controllers 2 Introduction to Business Unit Graphics Solutions 3 MB86290A ‘Cremson’ 4-5 MB86291A ‘Scarlet’ 6 MB86292 ‘Orchid’ 7 MB87P2020A ‘Jasmine’ 8 MB86293 ‘Coral Q’ 9 MB86294 ‘Coral B’ 10 MB86295 ‘Coral P’ & MB86296 ‘Coral PA’ 11 MB86276 ‘Lime’ 12 MB86277 ‘Mint’ 13 MB86297A ‘Carmine’ 14 MB86R01 ‘Jade’ 15 Product Roadmap 16 Evaluation Boards 17 Graphics Controllers Comparison Tables 18-19 EMEA Distributors 20-21 01 PRODUCT OVERVIEW GRAPHICS SOLUTIONS Introducing Business Unit GRAPHICS SOLUTIONS In October 2006 Fujitsu Microelectronics Europe (FME) created a new Business Unit with the Graphics Competence Center, which is totally dedicated to Graphics Solutions. Already a technology leader in the embedded graphics market, FME is extending this lead by creating new devices and providing the extensive technical support expected in this growing market. New devices target FME’s existing automotive and multimedia markets, as well as others, which include medical, industrial, POS, marine, console-gaming and surveillance. FME also provides additional functionality with products incorporating sophisticated peripherals and integrated microprocessors. The new Competence Center undertakes hardware design in FME’s Business Unit Graphics Solutions is based in Munich and employs 30 line with Fujitsu Japan to cover logic design of, and macros for, specialists, combining hard- and software design, applications engineering and graphics controllers; chip architecture, prototyping of new marketing skills. concepts, etc., and software design to include the development of drivers (Open-GL, Open-VG, etc.), customisation of APIs, SoC software and tools. Application engineering support includes in-house technical/customer seminars, evaluation Maidenhead Regional Office & boards, etc., with particular attention to monitoring designs, Mixed Signal Division projects, partner networks and customer contact. Langen Fujitsu Microelectronics Europe Headquarters - ASIC, MCU, RF For the future, FME plans to grow its Graphics Business by and Multimedia Design Centres developing automotive graphics while expanding into other challenging areas including hand-held navigation systems. Massy On-going investment in Fujitsu’s own, in-house 90nm process Regional Office technology fully supports these plans. Münich Graphics Competence Center, ASIC Design Centre & Regional office Around 30 specialists, combining hard- and software design, Milan applications and marketing skills are based in the Graphics Regional Office Competence Center in Munich. Fujitsu’s design centres and sales offices. 02 Introduction to GRAPHICS CONTROLLERS In-car navigation is a key target application for Fujitsu’s graphics controllers. Fujitsu’s new family of graphics controllers will optimise solutions for embedded graphics applications such as car navigation and mobile information terminals. The products in this family have numerous functions that are state-of-the-art to graphics controllers today, but have been specially optimised for the area of embedded systems. This means that, in addition to many 2D and 3D rendering functions, there is a flexible layer concept, support for screen resolution of up to SXGA (1280 x 1024) and further features which are of particular interest in the area of navigation, such as alpha-blending and anti-aliasing. All derivatives have a CPU interface to enable direct connection of embedded CPUs and MCUs, except the Jade family devices, which have an embedded ARM CPU core. Fujitsu offers a range of graphics controllers with different levels of integration for various applications. 03 PRODUCT OVERVIEW GRAPHICS SOLUTIONS MB86290A ‘Cremson’ An important feature of MB86290A and all subsequent members of the family is that graphical information can be displayed on four overlapping, independent layers. MB86290A ‘Cremson’ is a 2D/3D graphics controller, optimised for applications in car navigation systems and mobile information processing terminals. Adopting various sophisticated functions, such as flat or Gouraud shading, bi-linear texture mapping, and Z-buffering, the device offers a high-speed, superior-performance 3D graphics functionality. Moreover, anti-aliasing, concaved polygon rendering and fast line draw features are also included, allowing smooth and sophisticated-quality rendering. As a result, ‘Cremson’ performs high-quality rendering operations, with similar quality to leading-edge PC graphics, but with lower power consumption. ‘Cremson’ supports a 64-bit-wide external memory interface. This interface is driven at the same The new Graphics Controllers’ support for 3D graphics makes possible features such as ‘bird-view’ perspectives. 100MHz frequency as its internal operation, to support the large-memory bus bandwidth that is needed to perform the All layers can be rendered in 16-bit/pixel colour (65,536 high-performance graphics operations described above. Also, colours displayed at a time) or rendered in 8-bit indirect colour in order to support various kinds of system configurations, the mode (256 selected out of 262,144 colours). The colour device offers a configurable host interface for four types of palette can be defined separately to the C, B and M layers. CPUs (Fujitsu FR30, Hitachi SH3/4, and NEC V832) A transparent colour option is used to blend the layers directly. without external glue logic. To address the especially complex Window configurations of car navigation systems, ‘Cremson’ offers 4 layers of overlay planes. These layers are (from top to bottom): C (console) layer, W (window) layer, M (middle) layer and B (base) layer. 04 Layer concept For screen separation in wide-screen displays, the M and B layers can be split into two separate segments (left and right). This feature is useful when two different reduced map scales are displayed side by side. Of course, all these layers and segments can be scrolled independently. In addition, two hardware cursors are supported. An ‘alpha-flag’ per pixel is supported for the C-layer. This feature is useful for blending the C layer colour with all the layer contents below, providing a variable transparent colour effect (‘alpha-blending’). ‘Cremson’ consists of 4 block MB86290A uses an internal 64-bit-wide pixel bus to connect the main hardware modules: host interface block, external memory interface blocks: Host interface, memory controller, display controller and rendering engine. block, display control block, and 2D/3D rendering block. An internal 64-bit bus called Pixel bus connects these modules. Also, the host interface block is connected to each of the other 3 blocks independently to avoid display and/or rendering operations when the host CPU attempts to access these modules. Key features • CMOS 0.25µm technology • Display resolutions up to 1024 x 768 • 4 layers of overlay display (bottom 2 layers are both split into separate segments) • RGB analogue output (high speed DAC) • Includes various kinds of 2D/3D graphic acceleration functions • Built-in alpha blending, anti-aliasing and chroma-keying • Up to 32MB external graphic memory (SDRAM) 64-bit wide @ 100MHz • Configurable CPU-interface for embedded CPUs/MCUs • Supply voltage 3.3V (I/O), 2.5V (Internal) • QFP-240 Package • Temperature range -40 to +85°C 05 PRODUCT OVERVIEW GRAPHICS SOLUTIONS MB86291A ‘Scarlet’ MB86291A adds 16Mbit embedded SDRAM, video input functions and a geometry processor. MB86291A offers some of the most advanced functionality yet developed for use in automotive navigation and multimedia information terminals. MB86291A ‘Scarlet’ is an enhanced version of MB86290A Key features ‘Cremson’, which adds 16Mbit embedded SDRAM, video • CMOS 0.25µm technology input functions and a geometry processor. The concept of • Display resolutions up to 1024 x 768 display layers, 2D/3D rendering functions and the displays • 4 layers of overlay display (bottom 2 layers are both split into controller features are taken from ‘Cremson’ MB86290A. separate segments) • Digital video input Scarlet is optimised for applications in car navigation systems, • Video scaler which require video-input
Recommended publications
  • Schedule 14A Employee Slides Supertex Sunnyvale

    Schedule 14A Employee Slides Supertex Sunnyvale

    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 SCHEDULE 14A Proxy Statement Pursuant to Section 14(a) of the Securities Exchange Act of 1934 Filed by the Registrant Filed by a Party other than the Registrant Check the appropriate box: Preliminary Proxy Statement Confidential, for Use of the Commission Only (as permitted by Rule 14a-6(e)(2)) Definitive Proxy Statement Definitive Additional Materials Soliciting Material Pursuant to §240.14a-12 Supertex, Inc. (Name of Registrant as Specified In Its Charter) Microchip Technology Incorporated (Name of Person(s) Filing Proxy Statement, if other than the Registrant) Payment of Filing Fee (Check the appropriate box): No fee required. Fee computed on table below per Exchange Act Rules 14a-6(i)(1) and 0-11. (1) Title of each class of securities to which transaction applies: (2) Aggregate number of securities to which transaction applies: (3) Per unit price or other underlying value of transaction computed pursuant to Exchange Act Rule 0-11 (set forth the amount on which the filing fee is calculated and state how it was determined): (4) Proposed maximum aggregate value of transaction: (5) Total fee paid: Fee paid previously with preliminary materials. Check box if any part of the fee is offset as provided by Exchange Act Rule 0-11(a)(2) and identify the filing for which the offsetting fee was paid previously. Identify the previous filing by registration statement number, or the Form or Schedule and the date of its filing. (1) Amount Previously Paid: (2) Form, Schedule or Registration Statement No.: (3) Filing Party: (4) Date Filed: Filed by Microchip Technology Incorporated Pursuant to Rule 14a-12 of the Securities Exchange Act of 1934 Subject Company: Supertex, Inc.
  • System Design for a Computational-RAM Logic-In-Memory Parailel-Processing Machine

    System Design for a Computational-RAM Logic-In-Memory Parailel-Processing Machine

    System Design for a Computational-RAM Logic-In-Memory ParaIlel-Processing Machine Peter M. Nyasulu, B .Sc., M.Eng. A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Doctor of Philosophy Ottaw a-Carleton Ins titute for Eleceical and Computer Engineering, Department of Electronics, Faculty of Engineering, Carleton University, Ottawa, Ontario, Canada May, 1999 O Peter M. Nyasulu, 1999 National Library Biôiiothkque nationale du Canada Acquisitions and Acquisitions et Bibliographie Services services bibliographiques 39S Weiiington Street 395. nie WeUingtm OnawaON KlAW Ottawa ON K1A ON4 Canada Canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, ban, distribute or seU reproduire, prêter, distribuer ou copies of this thesis in microform, vendre des copies de cette thèse sous paper or electronic formats. la forme de microficbe/nlm, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantial extracts fkom it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. Abstract Integrating several 1-bit processing elements at the sense amplifiers of a standard RAM improves the performance of massively-paralle1 applications because of the inherent parallelism and high data bandwidth inside the memory chip.
  • Introduction to ASIC Design

    Introduction to ASIC Design

    ’14EC770 : ASIC DESIGN’ An Introduction Application - Specific Integrated Circuit Dr.K.Kalyani AP, ECE, TCE. 1 VLSI COMPANIES IN INDIA • Motorola India – IC design center • Texas Instruments – IC design center in Bangalore • VLSI India – ASIC design and FPGA services • VLSI Software – Design of electronic design automation tools • Microchip Technology – Offers VLSI CMOS semiconductor components for embedded systems • Delsoft – Electronic design automation, digital video technology and VLSI design services • Horizon Semiconductors – ASIC, VLSI and IC design training • Bit Mapper – Design, development & training • Calorex Institute of Technology – Courses in VLSI chip design, DSP and Verilog HDL • ControlNet India – VLSI design, network monitoring products and services • E Infochips – ASIC chip design, embedded systems and software development • EDAIndia – Resource on VLSI design centres and tutorials • Cypress Semiconductor – US semiconductor major Cypress has set up a VLSI development center in Bangalore • VDAT 2000 – Info on VLSI design and test workshops 2 VLSI COMPANIES IN INDIA • Sandeepani – VLSI design training courses • Sanyo LSI Technology – Semiconductor design centre of Sanyo Electronics • Semiconductor Complex – Manufacturer of microelectronics equipment like VLSIs & VLSI based systems & sub systems • Sequence Design – Provider of electronic design automation tools • Trident Techlabs – Power systems analysis software and electrical machine design services • VEDA IIT – Offers courses & training in VLSI design & development • Zensonet Technologies – VLSI IC design firm eg3.com – Useful links for the design engineer • Analog Devices India Product Development Center – Designs DSPs in Bangalore • CG-CoreEl Programmable Solutions – Design services in telecommunications, networking and DSP 3 Physical Design, CAD Tools. • SiCore Systems Pvt. Ltd. 161, Greams Road, ... • Silicon Automation Systems (India) Pvt. Ltd. ( SASI) ... • Tata Elxsi Ltd.
  • Embedded Market Study, 2013

    Embedded Market Study, 2013

    2013 EMBEDDED MARKET STUDY Essential to Engineers DATASHEETS.COM | DESIGNCON | DESIGN EAST & DESIGN WEST | EBN | EDN | EE TIMES | EMBEDDED | PLANET ANALOG | TECHONLINE | TEST & MEASUREMENT WORLD 2013 Embedded Market Study 2 UBM Tech Electronics’ Brands Unparalleled Reach & Experience UBM Tech Electronics is the media and marketing services solution for the design engineering and electronics industry. Our audience of over 2,358,928 (as of March 5, 2013) are the executives and engineers worldwide who design, develop, and commercialize technology. We provide them with the essentials they need to succeed: news and analysis, design and technology, product data, education, and fun. Copyright © 2013 by UBM. All rights reserved. 2013 Embedded Market Study 5 Purpose and Methodology • Purpose: To profile the findings of the 2013 results of EE Times Group annual comprehensive survey of the embedded systems markets worldwide. Findings include types of technology used, all aspects of the embedded development process, tools used, work environment, applications, methods and processes, operating systems used, reasons for using and not using chips and technology, and brands and chips currently used by or being considered by embedded developers. Many questions in this survey have been trended over two to five years. • Methodology: A web-based online survey instrument based on the previous year’s survey was developed and implemented by independent research company Wilson Research Group from January 18, 2013 to February 13, 2013 by email invitation • Sample: E-mail invitations were sent to subscribers to UBM/EE Times Group Embedded Brands with one reminder invitation. Each invitation included a link to the survey. • Returns: 2,098 valid respondents for an overall confidence of 95% +/- 2.13%.
  • A System-Level Synthetic Circuit Generator for FPGA Architectural Analysis

    A System-Level Synthetic Circuit Generator for FPGA Architectural Analysis

    A System-Level Synthetic Circuit Generator for FPGA Architectural Analysis by Cindy Mark B.A.Sc., Queen’s University, 2006 A THESIS SUBMITTED IN PARTIAL FULFILMENT OF THE REQUIREMENTS FOR THE DEGREE OF Master of Applied Science in The Faculty of Graduate Studies (Electrical and Computer Engineering) The University Of British Columbia (Vancouver) November, 2008 c Cindy Mark 2008 Abstract Architectural research for Field-Programmable Gate Arrays (FPGAs) tends to use an experimental approach. The benchmark circuits are used not only to compare different architectures, but also to ensure that the FPGA is sufficiently flexible to implement the desired variety of circuits. The most common benchmark circuits used for architectural research are circuits from the Microelectronics Center of North Carolina (MCNC). These circuits are small; they occupy less than 3% [5] of the largest available commercial FPGA. Moreover, these circuits are more representative of the glue logic circuits that were targets of early devices. This contrasts with the trend towards implementing Systems on Chip (SoCs) on FPGAs where several functional modules are integrated into a single circuit which is mapped onto one device. In this thesis, we develop a synthetic system-level circuit generator that connects pre- existing circuits in a realistic manner to build large netlists that share the characteristics of real SoC circuits. This generator is based on a survey of contemporary circuit designs from industrial and academic sources. We demonstrate that these system-level circuits scale well and that their post-routing characteristics match the results of large pre-existing benchmarks better than the results of circuits from previous synthetic generators.
  • Coverstory by Robert Cravotta, Technical Editor

    Coverstory by Robert Cravotta, Technical Editor

    coverstory By Robert Cravotta, Technical Editor u WELCOME to the 31st annual EDN Microprocessor/Microcontroller Di- rectory. The number of companies and devices the directory lists continues to grow and change. The size of this year’s table of devices has grown more than NEW PROCESSOR OFFERINGS 25% from last year’s. Also, despite the fact that a number of companies have disappeared from the list, the number of companies participating in this year’s CONTINUE TO INCLUDE directory has still grown by 10%. So what? Should this growth and change in the companies and devices the directory lists mean anything to you? TARGETED, INTEGRATED One thing to note is that this year’s directory has experienced more compa- ny and product-line changes than the previous few years. One significant type PERIPHERAL SETS THAT SPAN of change is that more companies are publicly offering software-programma- ble processors. To clarify this fact, not every company that sells processor prod- ALL ARCHITECTURE SIZES. ucts decides to participate in the directory. One reason for not participating is that the companies are selling their processors only to specific customers and are not yet publicly offering those products. Some of the new companies par- ticipating in this year’s directory have recently begun making their processors available to the engineering public. Another type of change occurs when a company acquires another company or another company’s product line. Some of the acquired product lines are no longer available in their current form, such as the MediaQ processors that Nvidia acquired or the Triscend products that Arm acquired.
  • Openscenegraph 3.0 Beginner's Guide

    Openscenegraph 3.0 Beginner's Guide

    OpenSceneGraph 3.0 Beginner's Guide Create high-performance virtual reality applications with OpenSceneGraph, one of the best 3D graphics engines Rui Wang Xuelei Qian BIRMINGHAM - MUMBAI OpenSceneGraph 3.0 Beginner's Guide Copyright © 2010 Packt Publishing All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, without the prior written permission of the publisher, except in the case of brief quotations embedded in critical articles or reviews. Every effort has been made in the preparation of this book to ensure the accuracy of the information presented. However, the information contained in this book is sold without warranty, either express or implied. Neither the authors, nor Packt Publishing and its dealers and distributors will be held liable for any damages caused or alleged to be caused directly or indirectly by this book. Packt Publishing has endeavored to provide trademark information about all of the companies and products mentioned in this book by the appropriate use of capitals. However, Packt Publishing cannot guarantee the accuracy of this information. First published: December 2010 Production Reference: 1081210 Published by Packt Publishing Ltd. 32 Lincoln Road Olton Birmingham, B27 6PA, UK. ISBN 978-1-849512-82-4 www.packtpub.com Cover Image by Ed Maclean ([email protected]) Credits Authors Editorial Team Leader Rui Wang Akshara Aware Xuelei Qian Project Team Leader Reviewers Lata Basantani Jean-Sébastien Guay Project Coordinator Cedric Pinson
  • Anthony J. Massa

    Anthony J. Massa

    EMBEDDED SOFTWARE DEVELOPMENT WITH ECOS™ Anthony J. Massa EMBEDDED SOFTWARE DEVELOPMENT WITH ECOS Anthony J. Massa PRENTICE HALL PROFESSIONAL TECHNICAL REFERENCE UPPER SADDLE RIVER, NJ 07458 WWW.PHPTR.COM WWW.PHPTR.COM/MASSA/ Library of Congress Cataloging-in-Publication Data Massa, Anthony J. Embedded software development with eCos / Anthony J. Massa p. cm.--(Bruce Perens' Open source series) ISBN 0-13-035473-2 1. Embedded computer systems--Programming. 2. Application software--Development. 3. Real-time data processing. I. Title. II. Series. QA76.6 .M364317 2002 005.26--dc21 2002035507 Editorial/production supervision: Techne Group Cover design director: Jerry Votta Cover design: Anthony Gemmellaro Art director: Gail Cocker-Bogusz Interior design: Meg Van Arsdale Manufacturing buyer: Maura Zaldivar Editor-in-Chief: Mark L. Taub Editorial assistant: Kate Wolf Marketing manager: Bryan Gambrel Full-service production manager: Anne R. Garcia © 2003 Pearson Education, Inc. Publishing as Prentice Hall Professional Technical Reference Upper Saddle River, New Jersey 07458 This material may be distributed only subject to the terms and conditions set forth in the Open Publication License, v1.0 or later (the latest version is presently available at <http://www.opencontent.org/openpub/>). Prentice Hall books are widely used by corporations and government agencies for training, marketing, and resale. For information regarding corporate and government bulk discounts please contact: Corporate and Government Sales (800) 382-3419 or [email protected] Other company and product names mentioned herein are the trademarks or registered trademarks of their respective owners. All rights reserved. No part of this book may be reproduced, in any form or by any means, without permission in writing from the publisher.
  • MICROCONTROLLER SUPPORT TOOL Tel: +81-45-415-5858

    MICROCONTROLLER SUPPORT TOOL Tel: +81-45-415-5858

    FUJITSU SEMICONDUCTOR LIMITED Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan MICROCONTROLLER SUPPORT TOOL Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/ For further information please contact: North and South America Asia Pacific FUJITSU SEMICONDUCTOR AMERICA, INC. FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 1250 E. Arques Avenue, M/S 333 151 Lorong Chuan, Sunnyvale, CA 94085-5401, U.S.A. #05-08 New Tech Park 556741 Singapore Tel: +1-408-737-5600 Fax: +1-408-737-5999 Tel : +65-6281-0770 Fax : +65-6281-0220 http://us.fujitsu.com/micro/ http://www.fujitsu.com/sg/services/micro/semiconductor/ Europe FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. FUJITSU SEMICONDUCTOR EUROPE GmbH Rm. 3102, Bund Center, No.222 Yan An Road (E), Pittlerstrasse 47, 63225 Langen, Germany Shanghai 200002, China Tel: +49-6103-690-0 Fax: +49-6103-690-122 Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://emea.fujitsu.com/semiconductor/ http://cn.fujitsu.com/fss/ Korea FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. FUJITSU SEMICONDUCTOR KOREA LTD. 10/F., World Commerce Centre, 11 Canton Road, 206 Kosmo Tower Building, 1002 Daechi-Dong, Tsimshatsui, Kowloon, Hong Kong Gangnam-Gu, Seoul 135-280, Republic of Korea Tel : +852-2377-0226 Fax : +852-2376-3269 Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://cn.fujitsu.com/fsp/ http://kr.fujitsu.com/fmk/ Specifications are subject to change without notice. For further information please contact each office. All Rights Reserved. The contents of this document are subject to change without notice.
  • Fr/F2mc Family Softune Realos/Fr/907/896

    Fr/F2mc Family Softune Realos/Fr/907/896

    FUJITSU SEMICONDUCTOR CM71-00322-4E CONTROLLER MANUAL FR/F²MCTM FAMILY IN CONFORMANCE WITH µITRON SPECIFICATIONS SOFTUNETM REALOSTM/FR/907/896 CONFIGURATOR MANUAL FR/F²MCTM FAMILY IN CONFORMANCE WITH µITRON SPECIFICATIONS SOFTUNETM REALOSTM/FR/907/896 CONFIGURATOR MANUAL FUJITSU LIMITED PREFACE ■ Objectives and Intended Readership SOFTUNE REALOS (hereafter called REALOS/FR) is a real-time operating system that runs on Fujitsu FR/F2MC-16/F2MC-8L family controllers and microcontrollers. The SOFTUNE REALOS/ FR kernel specifications comply with the µITRON 3.0 specifications. The SOFTUNE REALOS/ 907/896 kernel specifications comply with the µITRON 2.0 specifications. This manual is intended for engineers who develop products using SOFTUNE REALOS. The manual describes the functions and operation of the SOFTUNE REALOS configurator. Read this manual as a reference. The configurator is software that runs on Windows XP, Windows Me, Windows 2000, Windows 98 and Windows NT 4.0. Readers of this manual should have a fundamental knowledge of the operations of Windows XP, Windows Me, Windows 2000, Windows 98 or Windows NT 4.0 and a basic understanding of the use of embedded software. ■ Trademarks TRON is an abbreviation of “The Real-time Operating system Nucleus.” ITRON is an abbreviation of “Industrial TRON.” µITRON is an abbreviation of “Micro Industrial TRON.” SOFTUNE is a trademark of FUJITSU LIMITED. REALOS (REALtime Operating System) is a trademark of FUJITSU LIMITED. Microsoft, Windows, Windows NT and MS-DOS are registered trademarks of Microsoft Corporation in the U.S. and other countries. The names of products and systems appearing in this manual are trademarks or registered trademarks of their respective companies.
  • Welcome to CSE467! Highlights

    Welcome to CSE467! Highlights

    Welcome to CSE467! Highlights: Course Staff: Bruce Hemingway and Charles Giefer We'll be reading hand-outs and papers from various sources. Course web:http://www.cs.washington.edu/467/ The course work will be built around an embedded-core processor in an FPGA. My office: CSE 464 Allen Center, 206 543-6274 Tools are Active-HDL from Aldec, Synplify, and Xilinx ISE. Today: Course overview Languages are verilog and C. What is computer engineering? Applications in the FPGA will include some audio. What we will cover in this class What is “design”, and how do we do it? You may do this week’s lab at your own time. Basis for FPGAs The project- audio string model CSE467 1 CSE467 2 What is computer engineering? What we will cover in CSE467 CE is not PC design Basic digital design (much of it review) It includes PC design Combinational logic Truth tables & logic gates CE is not necessarily digital design Logic minimization Analog computers Special functions (muxes, decoders, ROMs, etc.) Real-world (analog) interfaces Sequential logic CE is about designing information-processing systems Flip-flops and registers Computers Clocking Networks and networking HW Synchronization and timing State machines Automation/controllers (smart appliances, etc.) Counters Medical/test equipment (CT scanners, etc.) State minimization and encoding Much, much more Moore vs Mealy CSE467 3 CSE467 4 What we will cover (con’t) CSE467 is about design Advanced topics Design is an art Field-programmable gate arrays (FPGAs) You learn
  • Finally There Are Output Variables, Defining Data Being Passed Onto the Next Stages

    Finally There Are Output Variables, Defining Data Being Passed Onto the Next Stages

    Projekt Resumé I 2016 udgav The Khronos Group Vulkan APIen, med det formål at øge hastigheden på grafikapplikationer, der er CPU-begrænsede. En grafikapplikation er CPU-begrænset, som er når GPUen udfører instrukser hurtigere end CPUen kan sende dem til GPUen. I mod- sætning til tidligere grafik-APIer, så har Vulkan et lavere abstraktionsniveau, og ifølge vores tidligere forskning gør dette APIen svær at anvende. Vi præsenterer PapaGo APIen, der forsøger at øge Vulkans abstraktionsniveau, mens den anvender førnævnte API som sin backend. Vores mål er at skabe en API, hvis abstrak- tionsniveau ligner OpenGLs. Samtidig ønsker vi dog at bibeholde Vulkans statelessness, dens eksplicitte kontrol af GPU-ressourcer samt dens GPU command buffers. Sidstnævnte anvendes til at sende kommandoer til GPUen, og de er centrale i at øge hastigheden af CPU-kode, da de kan genbruges over flere frames og kan optages til i parallel. Vi evaluerer PapaGo’s brugbarhed, hvormed vi introducerer en ny opgavebaseret API- evalueringsmetode baseret på en forgrening af Discount Evaluation. Vores evaluering viser, at vores deltagere, der er mere vante til at programmere med OpenGL eller lignende, hurtigt indpassede sig med vores API. Vi oplevede også at vores deltagere var hurtige til at udføre opgaverne givet til dem. Et performance benchmark blev også udført på PapaGo ved brug af en testapplika- tion. Testapplikationen blev kørt på to forskellige systemer, hvor den første indeholder en AMD Sapphire Radeon R9 280 GPU, imens den anden har en mere kraftfuld NVIDIA GeForce GTX 1060 GPU. I det CPU-begrænsede tilfælde af testen, blev hastigheden af ap- plikationen øget på begge systemer når kommandoer optages i parallel.