ICL8038 TM D FO NDE MME ECO OT R N Data Sheet April 2001 File Number 2864.4
Total Page:16
File Type:pdf, Size:1020Kb
NS ESIG W D R NE ICL8038 TM D FO NDE MME ECO OT R N Data Sheet April 2001 File Number 2864.4 Precision Waveform Generator/Voltage Features Controlled Oscillator • Low Frequency Drift with Temperature...... 250ppm/oC The ICL8038 waveform generator is a monolithic integrated • LowDistortion...............1%(SineWaveOutput) tle circuit capable of producing high accuracy sine, square, 80 triangular, sawtooth and pulse waveforms with a minimum of • HighLinearity ...........0.1%(Triangle Wave Output) external components. The frequency (or repetition rate) can • Wide Frequency Range ............0.001Hzto300kHz - be selected externally from 0.001Hz to more than 300kHz using either resistors or capacitors, and frequency • VariableDutyCycle.....................2%to98% modulation and sweeping can be accomplished with an • HighLevelOutputs......................TTLto28V ci- external voltage. The ICL8038 is fabricated with advanced • Simultaneous Sine, Square, and Triangle Wave monolithic technology, using Schottky barrier diodes and thin Outputs e- film resistors, and the output is stable over a wide range of temperature and supply variations. These devices may be • Easy to Use - Just a Handful of External Components er- interfaced with phase locked loop circuitry to reduce Required o /Vo temperature drift to less than 250ppm/ C. e - Ordering Information ed PART NUMBER STABILITY TEMP. RANGE (oC) PACKAGE PKG. NO. il- o r) ICL8038CCPD 250ppm/ C(Typ) 0to70 14LdPDIP E14.3 tho ICL8038CCJD 250ppm/oC(Typ) 0to70 14LdCERDIP F14.3 ICL8038BCJD 180ppm/oC(Typ) 0to70 14LdCERDIP F14.3 - ICL8038ACJD 120ppm/oC(Typ) 0to70 14LdCERDIP F14.3 ds r- Pinout Functional Diagram ICL8038 V+ po- (PDIP, CERDIP) 6 TOP VIEW CURRENT n, SOURCE i- #1 COMPARATOR I #1 SINE WAVE 1 14 NC 10 ADJUST or, SINE 2I 2 13 NC COMPARATOR WAVE OUT C e- #2 TRIANGLE 3 12 SINE WAVE OUT ADJUST ra- DUTY CYCLE 4 11 V- OR GND FREQUENCY ADJUST 5 10 TIMING CURRENT - CAPACITOR SOURCE FLIP-FLOP SQUARE #2 V+ 6 9 WAVE OUT V- OR GND FM SWEEP 11 FM BIAS 7 8 INPUT ed SINE lla- BUFFER BUFFER CONVERTER i- 923 , 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil and Design is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2001, All Rights Reserved ICL8038 Absolute Maximum Ratings Thermal Information θ o θ o SupplyVoltage(V-toV+).............................. 36V Thermal Resistance (Typical, Note 1) JA ( C/W) JC ( C/W) InputVoltage(AnyPin)............................ V-toV+ CERDIPPackage................. 75 20 InputCurrent(Pins4and5)...........................25mA PDIPPackage................... 115 N/A OutputSinkCurrent(Pins3and9).....................25mA Maximum Junction Temperature (Ceramic Package) . .175oC Maximum Junction Temperature (Plastic Package) . .150oC Operating Conditions MaximumStorageTemperatureRange.......... -65oCto150oC Maximum Lead Temperature (Soldering 10s) . 300oC Temperature Range ICL8038AC, ICL8038BC, ICL8038CC . 0oCto70oC Die Characteristics BackSidePotential....................................V- CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. θJA is measured with the component mounted on an evaluation PC board in free air. o Electrical Specifications VSUPPLY = ±10V or +20V, TA =25 C, RL =10kΩ, Test Circuit Unless Otherwise Specified ICL8038CC ICL8038BC ICL8038AC TEST PARAMETER SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS Supply Voltage Operating Range VSUPPLY V+ Single Supply +10 - +30 +10 - +30 +10 - +30 V V+, V- Dual Supplies ±5-±15 ±5-±15 ±5-±15 V ± Supply Current ISUPPLY VSUPPLY = 10V 12 20 - 12 20 - 12 20 mA (Note 2) FREQUENCY CHARACTERISTICS (All Waveforms) Max. Frequency of Oscillation fMAX 100 - - 100 - - 100 - - kHz Sweep Frequency of FM Input fSWEEP -10--10--10- kHz Sweep FM Range (Note 3) - 35:1 - - 35:1 - - 35:1 - FM Linearity 10:1 Ratio - 0.5 - - 0.2 - - 0.2 - % Frequency Drift with ∆f/∆T0oCto70oC - 250 - - 180 - - 120 ppm/oC Temperature (Note 5) Frequency Drift with Supply Voltage ∆f/∆V Over Supply -0.05- -0.05 -0.05- %/V Voltage Range OUTPUT CHARACTERISTICS Square Wave µ Leakage Current IOLK V9 =30V --1--1--1 A Saturation Voltage VSAT ISINK = 2mA - 0.2 0.5 - 0.2 0.4 - 0.2 0.4 V Rise Time tR RL =4.7kΩ - 180 - - 180 - - 180 - ns Fall Time tF RL =4.7kΩ -40--40--40- ns Typical Duty Cycle Adjust ∆D 2 982-982-98% (Note 6) Triangle/Sawtooth/Ramp - Amplitude VTRIAN- RTRI =100kΩ 0.30 0.33 - 0.30 0.33 - 0.30 0.33 - xVSUPPLY GLE Linearity - 0.1 - - 0.05 - - 0.05 - % Ω Output Impedance ZOUT IOUT = 5mA - 200 - - 200 - - 200 - 2 ICL8038 o Electrical Specifications VSUPPLY = ±10V or +20V, TA =25 C, RL =10kΩ, Test Circuit Unless Otherwise Specified (Continued) ICL8038CC ICL8038BC ICL8038AC TEST PARAMETER SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS Sine Wave Amplitude VSINE RSINE =100kΩ 0.20.22- 0.20.22- 0.20.22- xVSUPPLY Ω THD THD RS =1M - 2.0 5 - 1.5 3 - 1.0 1.5 % (Note 4) THD Adjusted THD Use Figure 4 - 1.5 - - 1.0 - - 0.8 - % NOTES: 2. RA and RB currents not included. Ω ≅ 3. VSUPPLY =20V;RA and RB =10k ,f 10kHz nominal; can be extended 1000 to 1. See Figures 5A and 5B. Ω 4. 82k connected between pins 11 and 12, Triangle Duty Cycle set at 50%. (Use RA and RB.) 5. Figure 1, pins 7 and 8 connected, VSUPPLY = ±10V. See Typical Curves for T.C. vs VSUPPLY. 6. Not tested, typical value for design purposes only. Test Conditions PARAMETER RA RB RL CSW1 MEASURE Supply Current 10kΩ 10kΩ 10kΩ 3.3nF Closed Current Into Pin 6 Sweep FM Range (Note 7) 10kΩ 10kΩ 10kΩ 3.3nF Open Frequency at Pin 9 Frequency Drift with Temperature 10kΩ 10kΩ 10kΩ 3.3nF Closed Frequency at Pin 3 Frequency Drift with Supply Voltage (Note 8) 10kΩ 10kΩ 10kΩ 3.3nF Closed Frequency at Pin 9 Output Amplitude (Note 10) Sine 10kΩ 10kΩ 10kΩ 3.3nF Closed Pk-Pk Output at Pin 2 Triangle 10kΩ 10kΩ 10kΩ 3.3nF Closed Pk-Pk Output at Pin 3 Leakage Current (Off) (Note 9) 10kΩ 10kΩ 3.3nF Closed Current into Pin 9 Saturation Voltage (On) (Note 9) 10kΩ 10kΩ 3.3nF Closed Output (Low) at Pin 9 Rise and Fall Times (Note 11) 10kΩ 10kΩ 4.7kΩ 3.3nF Closed Waveform at Pin 9 Duty Cycle Adjust (Note 11) Max 50kΩ ~1.6kΩ 10kΩ 3.3nF Closed Waveform at Pin 9 Min ~25kΩ 50kΩ 10kΩ 3.3nF Closed Waveform at Pin 9 Triangle Waveform Linearity 10kΩ 10kΩ 10kΩ 3.3nF Closed Waveform at Pin 3 Total Harmonic Distortion 10kΩ 10kΩ 10kΩ 3.3nF Closed Waveform at Pin 2 NOTES: 7. The hi and lo frequencies can be obtained by connecting pin 8 to pin 7 (fHI) and then connecting pin 8 to pin 6 (fLO). Otherwise apply Sweep 2 Voltageatpin8( /3 VSUPPLY +2V) ≤ VSWEEP ≤ VSUPPLY where VSUPPLY is the total supply voltage. In Figure 5B, pin 8 should vary between 5.3V and 10V with respect to ground. ≤ ≤ ± ≤ ≤± 8. 10V V+ 30V, or 5V VSUPPLY 15V. 9. Oscillation can be halted by forcing pin 10 to +5V or -5V. 10. Output Amplitude is tested under static conditions by forcing pin 10 to 5V then to -5V. 11. Not tested; for design purposes only. 3 ICL8038 Test Circuit +10V RA RB RL 10K 10K 10K 7 4569 SW1 N.C. 8 ICL8038 3 RTRI 10 11 12 2 R C 82K SINE 3300pF -10V FIGURE 1. TEST CIRCUIT Detailed Schematic CURRENT SOURCES 6 V+ R41 REXT BREXT A R32 R1 4K 8 Q1 5.2K 11K 5 4 Q14 Q Q48 1 7 2 R8 Q3 Q R33 R 5K 47 2 Q R19 200 39K 6 Q4 Q5 Q46 800 COMPARATOR Q45 R34 R Q7 Q Q 20 375 8 9 10 Q44 Q Q18 2.7K R 15 Q R35 46 R 43 40K Q 21 330 C Q16 17 EXT R9 Q42 5K 10K R7B R7A Q10 Q41 R R R R27 R45 3 Q 15K 10K 25 26 30K 11 33K 33K 33K 33K Q12 R36 Q30 Q Q21 Q13 20 1600 Q Q 31 Q19 22 R4 R5 R6 R28 R29 R30 R31 Q32 100 100 100 R10 33K 33K 33K 33K 5K Q49 Q33 R22 Q50 Q34 R R 10K R37 13 16 R43 Q51 620 330 1.8K 27K R23 Q24 Q52 9 R14 Q 2.7K Q R38 Q35 37 Q39 53 27K R24 375 R11 Q Q36 Q 54 270 Q38 40 R Q Q R 3 R44 800 Q 39 Q23 26 Q 28 41 55 27 27K 1K 200 R 12 R12 R15 17 Q56 2.7K 470 4.7K R R 40 R C 42 BUFFER AMPLIFIER 2 EXT Q Q29 5.6K 25 27K 11 82K R18 4.7K SINE CONVERTER FLIP-FLOP Application Information (See Functional Diagram) net-current I and the voltage across it drops linearly with time. When it has reached the level of comparator #2 (set at 1/3 of An external capacitor C is charged and discharged by two the supply voltage), the flip-flop is triggered into its original current sources. Current source #2 is switched on and off by a state and the cycle starts again. flip-flop, while current source #1 is on continuously. Assuming that the flip-flop is in a state such that current source #2 is off, Four waveforms are readily obtainable from this basic and the capacitor is charged with a current I, the voltage generator circuit. With the current sources set at I and 2I across the capacitor rises linearly with time.