D68HC08 IP Core
Total Page：16
File Type：pdf, Size：1020Kb
2017 D68HC08 IP Core 8-bit Microcontroller v. 1.00 COMPANY OVERVIEW ♦ Two power saving modes: STOP, WAIT ♦ Fully synthesizable, static synchronous design with no inter- Digital Core Design is a leading IP Core provider and a Sys- nal tri-states tem-on-Chip design house. The company was founded in ♦ No internal reset generator or gated clock 1999 and since the very beginning has been focused on IP ♦ Scan test ready Core architecture improvements. Our innovative, silicon proven solutions have been employed by over 300 cus- DELIVERABLES tomers and with more than 500 hundred licenses sold to ♦ Source code: companies like Intel, Siemens, Philips, General Electric, ● VHDL Source Code or/and Sony and Toyota. Based on more than 70 different archi- ● VERILOG Source Code or/and tectures, starting from serial interfaces to advanced micro- ● Encrypted, or plain text EDIF controllers and SoCs, we are designing solutions tailored to ♦ VHDL & VERILOG test bench environment ● Active-HDL automatic simulation macros your needs. ● ModelSim automatic simulation macros ● Tests with reference responses I P C O R E OVERVIEW ♦ Technical documentation ● Installation notes The D68HC08 is an advanced 8-bit MCU IP Core with highly ● HDL core specification sophisticated, on-chip peripheral capabilities. The ● Datasheet D68HC08 soft core is binary and cycle - compatible with ♦ Synthesis scripts ♦ Example application the industry standard Motorola 68HC08 8-bit microcon- ♦ Technical support troller. In the standard configuration, the Core has inte- ● IP Core implementation support grated on-chip major peripheral functions. The D68HC08 ● 3 months maintenance Microcontroller Core contains a full-duplex UART - Asyn- ● Delivery of the IP Core and documentation updates, minor and major versions changes chronous Serial Communication Interface (SCI) and a Syn- ● Phone & email support chronous Serial Peripheral Interface (SPI). Two 16-bit, flex- ible timing systems with input capture lines, output- LICENSING compare lines and PWM functionality. A self-monitoring circuitry is included on-chip, to protect against system Comprehensible and clearly defined licensing methods errors. A computer operating properly (COP) watchdog without royalty-per-chip fees make use of our IP Cores system protects against software failures. An illegal op- easy and simple. code detection circuit provides a non-maskable interrupt, Single-Site license option – dedicated to small and middle if an illegal opcode is detected. Two software-controlled sized companies, which run their business in one place. power-saving modes - WAIT and STOP are available to Multi-Site license option – dedicated to corporate custom- conserve additional power. These modes make the ers, who operate at several locations. The licensed product D68HC08 IP Core especially attractive for automotive and can be used in selected company branches. battery-driven applications. The D68HC08 is fully customi- In all cases the number of IP Core instantiations within a zable - it is delivered in an exact configuration to meet project and the number of manufactured chips are unlim- users’ requirements. It includes fully automated test ited. The license is royalty-per-chip free. There are no re- bench with complete set of tests, allowing easy package strictions regarding the time of use. validation at each stage of SoC design flow. Each DCD's There are two formats of the delivered IP Core: D68XX Core has a built-in support for DCD Hardware De- VHDL or Verilog RTL synthesizable HDL Source code TM bug System called DoCD . It's a real-time hardware de- FPGA EDIF/NGO/NGD/QXP/VQM Netlist bugger, which provides debugging capability of a whole TM System-on-Chip (SoC). DoCD provides non-intrusive PERIPHERALS debugging of running application. It can halt, run, step into or skip an instruction, read/write any contents of a micro- The peripherals listed below are implemented controller, including all registers, SFRs, including user de- in a standard configuration of the D68HC08. fined peripherals, data and program memories. ♦ DoCDTM On-Chip Debugger ● Processor execution control ● Read, write all processor contents CPU FEATURES ● Hardware execution breakpoints ● Three wire communication interface ♦ Software compatible with standard 68HC08 ♦ I/O Ports ♦ Cycle compatible with the original implementation ♦ Interrupt Controller ♦ Pin-out and memory interface identical to MC68H08 Micro- ● Dedicated vector and interrupt priority for each interrupt source controllers ♦ 16-bit Timer Interface Modules TIMA and TIMB ♦ Optional enhanced memory interface with De-multiplexed ● Four input capture/compare channels Address/Data Bus to allow easy integration with external ● Buffered and not buffered PWM memories ● Programmable TIM clock input ● Free-running or modulo up-count operation ♦ Interrupt Controller ● TIM counter stop and reset bits Copyright © 1999-2017 DCD – Digital Core Design. All Rights Reserved. 2 All trademarks mentioned in this document are the property of their respective owners. modaBUS modbController ♦ Programmable Interrupt Timer (PIT) BLOCK DIAGRAM ● Programmable PIT clock input ● Free-running or modulo up-count operation ● PIT counter stop and reset bits clk ♦ Full-duplex UART - SCI reset Opcode Memory Decoder ● Standard non-return-to-zero format (NRZ) controller ● 8 or 9 bit data transfer ● Integrated BAUD Rate generator ● Enhanced receiver data sampling technique Control porta halt ● Noise, Overrun and Framing errors detection Unit portb ● IDLE and BREAK characters generation I/O portc ● Wake-up block to recognize UART wakeup from IDLE Ports ● Three SCI Related interrupts portd ♦ SPI – Master and Slave Serial Peripheral Interface irq Interrupt porte Controller ● Mode fault error portf ● Write collision error ● Software selectable polarity and phase of serial clock SCK ● System errors detection PIT ● Allows operation from a wide range of system clock frequencies Programmable Timer Interrupt A ● Interrupt generation Timer OPTIONAL PERIPHERALS Timer Optional peripherals (not included in the presented B D68HC08 Microcontroller Core) are also available. The optional peripherals can be implemented upon customer’s adcdatai request. SCI Unit ADC adcdataoi Controller adcclock ♦ PWM – Pulse Width Modulation Timer/Counter with up to adccs four 8-bit or two 16-bit PWM channels esi ♦ Memory extension unit and Chip select EEPROM SPI Unit eso ♦ I2C Master & Slave bus controllers Controller esck ● Master operation ecs ● Multi-master systems supported ● Performs arbitration and clock synchronization clkdocd DoCDTM ● Interrupt generation ALU docddatai ● Supports speed up to 3,4Mb/s (standard, fast & HS modes) Debugger docddatao ● Allows operation from a wide range of clock frequencies (build-in docdclk 8-bit timer) ● User-defined timing ♦ Floating-Point Arithmetic Coprocessor (DFPAU) IEEE-754 standard single precision PINS DESCRIPTION ● FADD, FSUB - addition, subtraction PIN TYPE DESCRIPTION ● FMUL, FDIV- multiplication, division clk input Global system clock ● FSQRT- square root reset input Power on reset vector fetch ● FUCOM - compare irq input Interrupt input ● FCHS - change sign halt output Stop CLK generator during STOP ● FABS - absolute value portx in/out Ports I/O pins shared with peripheral functions ♦ Floating-Point Math Coprocessor (DFPMU) - IEEE-754 stand- D68HC11 Microcontroller pins ard single precision real, word and short integers adcdatai input Serial ADC data input ● FADD, FSUB- addition, subtraction adcdatao output Serial Data output ● FMUL, FDIV- multiplication, division adcclock output Serial Clock to external ADC ● FSQRT- square root adccs output Chip Select to external ADC ● FUCOM- compare Optional external ADC Controller pins ● FCHS - change sign ● FABS - absolute value esi input Serial EEPROM Data input ● FSIN, FCOS- sine, cosine eso output Serial EEPROM Data output ● FPTAN, FPATAN- tangent, arcs tangent esck output Serial EEPROM Clock ♦ Additional special internal interrupt dedicated for DFPAU or ecs output EEPROM Chip Select DFPMU Optional external EEPROM controller pins clkdocd input DoCDTM clock input docddatai input DoCDTM serial Data input DESIGN FEATURES docddatao output DoCDTM Serial Data Output docdclk output DoCDTM Serial Clock Output ♦ One global system clock DoCD debugger interface pins ♦ Synchronous reset ♦ All asynchronous input signals are synchronized before inter- nal use Copyright © 1999-2017 DCD – Digital Core Design. All Rights Reserved. 3 All trademarks mentioned in this document are the property of their respective owners. UNITS SUMMARY tem. A serial clock line (SCK) synchronizes shifting and sam- pling of the information on the two independent serial data Control Unit - Performs the core synchronization and data lines. SPI data are simultaneously transmitted and received. flow control. This module manages execution of all instruc- SPI system is flexible enough to interface directly with numer- tions. The Control Unit also manages execution of STOP in- ous standard product peripherals, from several manufactur- struction and waking-up the processor from the STOP mode. ers. Clock control logic allows a selection of clock polarity and Opcode Decoder - Performs an instruction opcode decoding a choice of two fundamentally different clocking protocols, to and the control functions for all other blocks. accommodate most available synchronous serial peripheral ALU - Arithmetic Logic Unit performs the arithmetic and logic devices. Error-detection logic is included to support interpro- operations during execution