DOCSLIB.ORG

How to Make Ez80 Code Execute Faster with Copy To

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
How to Make Ez80 Code Execute Faster with Copy To Application Note How to Make eZ80® Code Execute Faster with Copy To RAM AN015103-1208 Abstract Two popular versions of the eZ80 offered by Zilog® are the eZ80 General-Purpose MPU This Application Note discusses how Zilog’s (eZ80L92) and the eZ80Acclaim! Family of Flash eZ80® code can execute faster by executing from MCUs, which includes the eZ80F91, eZ80F92, and RAM instead of Flash Memory, and be able to eZ80F93 devices. store the eZ80 code in Flash. With Zilog Develop- ment Studio II (ZDS II) code development tools, a eZ80L92 Features few simple changes to the project settings and the project link file are required for speedy code exe- The key features of eZ80L92 include: cution. The leddemo project that is included with the eZ80L92 device, which uses the ZDS II toolset • Single-cycle instruction fetch, high-performance, for eZ80 microprocessor unit (MPU), is used in pipelined eZ80 CPU core this Application Note as an example. However, the • Low power features including SLEEP mode, information in this document is also applicable to HALT mode, and selective peripheral power- the ZDS II toolset for eZ80Acclaim!® microcon- down control trollers unit (MCU). • Two Universal Asynchronous Receiver/Trans- Note: The source code file associated with mitters (UART) with independent baud rate gen- this application note, AN0151- erators SC01.zip is available for down- • Serial Peripheral Interface (SPI) with indepen- load at www.zilog.com. dent clock rate generator • Inter-Integrated Circuit (I2C) with independent eZ80 Overview clock rate generator eZ80 has revolutionized the communication indus- • Infrared Data Association (IrDA)-compliant try. It executes Zilog’s Z80® code four times faster infrared encoder/decoder at the same clock speed of traditional Z80s and can • New DMA-like eZ80 instructions for efficient operate at frequencies up to 50 MHz. Unlike most block data transfer 8-bit microprocessors, which can only address 64 KB, the eZ80 can address 16 MB without a • Glueless external peripheral interface with four Memory Management Unit (MMU). Chip Selects, individual Wait State generators, and an external WAIT input pin—supports Intel- Designed with over 25 years of experience with the and Motorola-style buses Z80, this microprocessor is best suited for embed- • Fixed-priority vectored interrupts (both internal ded internet appliances, industrial control, automa- and external) and interrupt controller tion, web management, modem controller, electronic games, and personal digital assistant • Real-time clock (RTC) with on-chip 32 kHz (PDA) applications. oscillator, selectable 50/60 Hz input, and sepa- rate VDD pin for battery backup Copyright ©2008 by Zilog®, Inc. All rights reserved. www.zilog.com How to Make eZ80® Code Execute Faster with Copy To RAM • Six 16-bit Counter/Timers with prescalers and eZ80Acclaim! Features direct input/output drive The key features of eZ8Acclaim! include: • Watchdog Timer (WDT) • 24 bits of General-Purpose Input/Output (GPIO) • Single-cycle instruction fetch, high-performance, pipelined eZ80 CPU core • JTAG and ZDI debug interfaces • 10/100 BaseT Ethernet Media Access Controller • 100-pin LQFP package with Media-Independent Interface (MII) • 3.0—3.6 V supply voltage with 5 V tolerant • 256 KB Flash Memory and 16 KB SRAM (8 inputs KB user and 8 KB EMAC) eZ80Acclaim! Overview • Low power features including SLEEP mode, HALT mode, and selective peripheral power- eZ80Acclaim! on-chip Flash MCU are an excep- down control tional value for designing high performance, 8-bit • Two UARTs with independent baud rate genera- MCU-based systems. With speeds up to 50 MHz tors and an on-chip Ethernet MAC (for eZ80F91 only), you have the performance necessary to execute • SPI with independent clock rate generator complex applications quickly and efficiently. Com- • I2C with independent clock rate generator bining Flash and SRAM, eZ80Acclaim! devices provide the memory required to implement com- • IrDA-compliant infrared encoder/decoder munication protocol stacks and achieve flexibility • Glueless external peripheral interface with four when performing in-system updates of application Chip Selects, individual Wait State generators, firmware. and an external WAIT input pin—supports Z80-, Intel-, and Motorola-style buses The eZ80Acclaim! Flash MCU can operate in full • Fixed-priority vectored interrupts (both internal 24-bit linear mode addressing 16 MB without a and external) and interrupt controller MMU. Additionally, support for the Z80-compati- ble mode allows Z80/Z180 legacy code execution • RTC with on-chip 32 kHz oscillator, selectable within multiple 64 KB memory blocks with mini- 50/60 Hz input, and separate VDD pin for battery mum modification. With an external bus support- backup ing eZ80, Z80, Intel, and Motorola bus modes and • Four 16-bit Counter/Timers with prescalers and a rich set of serial communications peripherals, direct input/output drive you have several options when interfacing to exter- nal devices. • WDT with internal oscillator clocking option • 32 bits of GPIO Some of the many applications suitable for • On-Chip Instrumentation (OCI™) and ZDI eZ80Acclaim! devices include vending machines, debug interfaces point-of-sale (POS) terminals, security systems, automation, communications, industrial control • IEEE 1149.1-compliant JTAG and facility monitoring, and remote control. • 144-pin LQFP package • 3.0—3.6 V supply voltage with 5 V tolerant inputs AN015103-1208 Page 2 of 7 How to Make eZ80® Code Execute Faster with Copy To RAM Discussion utility that is packaged with the eZ80 development kits. This external Flash Loader programs Flash When programming with the eZ80L92 device or Memory on the eZ80 Development Platform start- the eZ80Acclaim! devices, the code is debugged in ing at a location in Flash that the Boot Loader RAM and Flash using the ZDS II development jumps to after reset. The typical flow of the Copy tool. The execution of code is slow in Flash. For to RAM and Boot Loader functions is displayed in faster execution, copy the code from Flash to RAM Figure 1. and execute it from RAM. This Application Note describes how to perform this task using ZDS II. The example described within this document uses RAM the ZDS II development toolset for the eZ80 that is Memory Code contained in the eZ80L92 Development Kit. BSS Copy to RAM Data In the ZDS II development environment, there are project settings that allow you to select the type of Flash Code execution Memory configuration that the code stores and executes. These configurations include: Code Copy Data Copy • Standard configuration 8200h Start-Up • All RAM configuration Code execution Flash Loader • Custom configuration 0000h Boot Loader • Copy to RAM configuration These four configurations are described in the Reset Zilog Developer Studio II—eZ80Acclaim! User Manual (UM0144) and How Code and Data are Figure 1. The Copy to RAM and Boot Loader Placed in Memory Using ZDS II Application Note Execution Flow (AN0299). The Copy to RAM configuration is described in Figure 1 displays the Start-up code, Data Copy, and this Application Note. The objective is to: Code Copy programmed into Flash by the Flash Loader. Pushing the reset button on the eZ80 1. Program Flash Memory with a hex file con- Development Platform starts the Boot Loader. taining your application code and data. Pressing the space bar on your keyboard while pushing the reset button causes the Boot Loader to 2. On startup, direct the application program to jump to the Flash Loader utility. When the Flash copy the remainder of the program from Flash Loader starts executing, it waits for data on serial into RAM. port 0. Data received on this port is programmed 3. Continue executing from RAM. into Flash starting at location 08200h. Alterna- tively, Flash Memory can be programmed using the The end result is increased code execution speed. ZDS II internal Flash Loader, which is the tested utility described in this Application Note. The code that executes upon reset (initiated by a Power-On Reset or the pushbutton on the eZ80 After Flash Memory is programmed, push the reset Development Platform) is the Boot Loader. The button a second time without pressing the space Boot Loader is part of the external Flash Loader AN015103-1208 Page 3 of 7 How to Make eZ80® Code Execute Faster with Copy To RAM bar. The Boot Loader again starts execution. This ez80_4.4.2 explains how to change the project such time, it jumps to location 8200h, where the start- that the code can be copied from Flash to RAM and up code resides. This start-up code performs the executed. This file is located in the following sequence: ZDSII_eZ80_4.4.2/samples/ ez80L92_LedDemo/src directory. The ZDS II 1. Initializes the required processor registers. build generates a hex file that can be programmed into Flash by either the external Flash Loader or 2. Copies the Data Copy section in ROM to the the Flash Loader internal to ZDS II. Data section in RAM. 3. Creates the BSS section in RAM. The leddemozdsFlash project uses the Cus- 4. Copies the Copy Code section in ROM to the tom configuration and a start-up module that is Code section in RAM. included in the project. The start-up module is named l92_extFlashboot.s. Two other 5. Jumps to the first line of code in the code sec- source files are used in the project: ledDemo.c tion. and ledInit.c. The project is configured to Note: The start-up code is not copied. access the header files in the include directory. Additionally, the Code section is the main portion of code that runs after The steps in Table 1 describe how to make a new startup. project that copies the Code section from Flash and execute it from RAM. It is considered that you In this Application Note, the eZ80L92 device is have successfully built, downloaded, and run the used to explain an example of how to use the Copy leddemozdsFlash project, or you are at least to RAM feature.
Load more

Recommended publications
  • The Birth, Evolution and Future of Microprocessor
    The Birth, Evolution and Future of Microprocessor Swetha Kogatam Computer Science Department San Jose State University San Jose, CA 95192 408-924-1000 [email protected] ABSTRACT timed sequence through the bus system to output devices such as The world's first microprocessor, the 4004, was co-developed by CRT Screens, networks, or printers. In some cases, the terms Busicom, a Japanese manufacturer of calculators, and Intel, a U.S. 'CPU' and 'microprocessor' are used interchangeably to denote the manufacturer of semiconductors. The basic architecture of 4004 same device. was developed in August 1969; a concrete plan for the 4004 The different ways in which microprocessors are categorized are: system was finalized in December 1969; and the first microprocessor was successfully developed in March 1971. a) CISC (Complex Instruction Set Computers) Microprocessors, which became the "technology to open up a new b) RISC (Reduced Instruction Set Computers) era," brought two outstanding impacts, "power of intelligence" and "power of computing". First, microprocessors opened up a new a) VLIW(Very Long Instruction Word Computers) "era of programming" through replacing with software, the b) Super scalar processors hardwired logic based on IC's of the former "era of logic". At the same time, microprocessors allowed young engineers access to "power of computing" for the creative development of personal 2. BIRTH OF THE MICROPROCESSOR computers and computer games, which in turn led to growth in the In 1970, Intel introduced the first dynamic RAM, which increased software industry, and paved the way to the development of high- IC memory by a factor of four.
    [Show full text]
  • Programmable Digital Microcircuits - a Survey with Examples of Use
    - 237 - PROGRAMMABLE DIGITAL MICROCIRCUITS - A SURVEY WITH EXAMPLES OF USE C. Verkerk CERN, Geneva, Switzerland 1. Introduction For most readers the title of these lecture notes will evoke microprocessors. The fixed instruction set microprocessors are however not the only programmable digital mi• crocircuits and, although a number of pages will be dedicated to them, the aim of these notes is also to draw attention to other useful microcircuits. A complete survey of programmable circuits would fill several books and a selection had therefore to be made. The choice has rather been to treat a variety of devices than to give an in- depth treatment of a particular circuit. The selected devices have all found useful ap• plications in high-energy physics, or hold promise for future use. The microprocessor is very young : just over eleven years. An advertisement, an• nouncing a new era of integrated electronics, and which appeared in the November 15, 1971 issue of Electronics News, is generally considered its birth-certificate. The adver• tisement was for the Intel 4004 and its three support chips. The history leading to this announcement merits to be recalled. Intel, then a very young company, was working on the design of a chip-set for a high-performance calculator, for and in collaboration with a Japanese firm, Busicom. One of the Intel engineers found the Busicom design of 9 different chips too complicated and tried to find a more general and programmable solu• tion. His design, the 4004 microprocessor, was finally adapted by Busicom, and after further négociation, Intel acquired marketing rights for its new invention.
    [Show full text]
  • Introduction to Cpu
    microprocessors and microcontrollers - sadri 1 INTRODUCTION TO CPU Mohammad Sadegh Sadri Session 2 Microprocessor Course Isfahan University of Technology Sep., Oct., 2010 microprocessors and microcontrollers - sadri 2 Agenda • Review of the first session • A tour of silicon world! • Basic definition of CPU • Von Neumann Architecture • Example: Basic ARM7 Architecture • A brief detailed explanation of ARM7 Architecture • Hardvard Architecture • Example: TMS320C25 DSP microprocessors and microcontrollers - sadri 3 Agenda (2) • History of CPUs • 4004 • TMS1000 • 8080 • Z80 • Am2901 • 8051 • PIC16 microprocessors and microcontrollers - sadri 4 Von Neumann Architecture • Same Memory • Program • Data • Single Bus microprocessors and microcontrollers - sadri 5 Sample : ARM7T CPU microprocessors and microcontrollers - sadri 6 Harvard Architecture • Separate memories for program and data microprocessors and microcontrollers - sadri 7 TMS320C25 DSP microprocessors and microcontrollers - sadri 8 Silicon Market Revenue Rank Rank Country of 2009/2008 Company (million Market share 2009 2008 origin changes $ USD) Intel 11 USA 32 410 -4.0% 14.1% Corporation Samsung 22 South Korea 17 496 +3.5% 7.6% Electronics Toshiba 33Semiconduc Japan 10 319 -6.9% 4.5% tors Texas 44 USA 9 617 -12.6% 4.2% Instruments STMicroelec 55 FranceItaly 8 510 -17.6% 3.7% tronics 68Qualcomm USA 6 409 -1.1% 2.8% 79Hynix South Korea 6 246 +3.7% 2.7% 812AMD USA 5 207 -4.6% 2.3% Renesas 96 Japan 5 153 -26.6% 2.2% Technology 10 7 Sony Japan 4 468 -35.7% 1.9% microprocessors and microcontrollers
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • The Z80 Microprocessor Architecture
    DESIGN AND FABRICATION OF AN ELECTRONIC SYSTEM FOR MONITORING AND CONTROLLING TEMPERATURE, LIGHT ILLUMINANCE AND HUMIDITY IN A GREENHOUSE WYCLIFFE OBANDA NYANYA I56/0243/2003 A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENCE (ELECTRONICS AND INSTRUMENTATION) IN THE SCHOOL OF PURE AND APPLIED SCIENCES OF KENYATTA UNIVERSITY APRIL 2010 DECLARATION I declare that the work presented in this thesis is my original work and has not been presented for a degree in any other university or for any other award. WYCLIFFE OBANDA NYANYA Signature………………………… Date………… PHYSICS DEPARTMENT KENYATTA UNIVERSITY We confirm that the candidate carried out the work reported in this thesis under our supervision. DR. PATRICK M. KARIMI Signature…………………….......... Date……...... PHYSICS DEPARTMENT KENYATTA UNIVERSITY P. O. BOX 43844-00100 GPO NAIROBI-KENYA DR. ABDALLAH S. MERENGA Signature……………………….... Date …………… PHYSICS DEPARTMENT KENYATTA UNIVERSITY P. O. BOX 43844-00100 GPO NAIROBI- KENYA ii DEDICATION This work is dedicated to my wife, Elizabeth, my daughters Sharon and Louise, my son Mark and to my late father Herbert Ambundo who would have loved to see it all. iii ACKNOWLEDGEMENTS I would like to take this opportunity to thank all my lecturers in the physics department for instilling confidence in me when pursuing this course. Special thanks go to my supervisors, Dr. P. M. Karimi and Dr. A. S. Merenga, for their guidance throughout this research. I also wish to thank my colleague John Githaiga for his useful suggestions. The technicians in the Physics department were very helpful to me during the construction of the system. I also wish to thank my wife Elizabeth Obanda for her moral support and patience.
    [Show full text]
  • Time: Office Hour: TR 03:20Am ~ 05:20Pm Website
    EE‐446 Embedded Architectures (2014CSULA) 09/25/14 Instructor: Airs Lin Mentor: Dr. Charles Liu Time: . SEC1:TR 01:30PM~03:10PM . SEC2:TR 09:50AM~11:30AM Office Hour: TR 03:20am ~ 05:20pm Website: http://EE446.is‐an‐Engineer.com Email: [email protected] 1 EE‐446 Embedded Architectures (2014CSULA) 09/25/14 Week 1: . Introduction to Embedded Systems Week 2, 3: . UML in Embedded System Design . Homework 1: Embedded proposal . Homework 2: UML Week 4: . Memory Technology Week 5: . Peripheral Interfaces Week 6: . Microcontroller (Cypress PSoC 5) . PSoC Project Week 7: . PSoC Project Week 8: . Introduction to FPGA . Altera System on Chip (SoC) 2 EE‐446 Embedded Architectures (2014CSULA) 09/25/14 Week 9: . FPGA Project (Handshaking) Week 10: . FPGA Project (Handshaking) Final Week. 3 EE‐446 Embedded Architectures (2014CSULA) 09/25/14 Embedded Systems is a computer inside a product Computer system which is part of some other equipment Typically dedicated software (may be user‐ customizable) May be required to respond to events in real time A special‐purpose computer system Designed to perform one or a few dedicated functions, sometimes with real‐time computing constraints. Usually containing sensors and actuators (and its control loop) Usually embedded as part of another system 4 EE‐446 Embedded Architectures (2014CSULA) 09/25/14 Providing pervasive computational intelligence Appliance, equipment, facilities are getting more intelligent . Predicting your need . Optimizing consumption, performance . Coordinate with each other 5 EE‐446 Embedded Architectures (2014CSULA) 09/25/14 Early era: purposely built chips and boards . Integrating mostly analog components . Hardwired computation logic Recent: rise of cheap general purpose microprocessors .
    [Show full text]
  • Development of Microprocessor Learning Media Using Zilog Z-80 For
    Jurnal Pendidikan Vokasi Volume 8, No 3, November (238-248) Online: http://journal.uny.ac.id/index.php/jpv DEVELOPMENT OF MICROPROCESSOR LEARNING MEDIA USING ZILOG Z-80 FOR VOCATIONAL SCHOOL STUDENTS OF ELECTRONIC ENGINEERING EXPERT PROGRAM Nurul Fitri Fathia Universitas Negeri Jakarta Ivan Hanafi Universitas Negeri Jakarta Muhammad Rif’an Universitas Negeri Jakarta Abstract This development research aims to develop microprocessor learning media using Zilog Z80. The Learning Media quality is based on the following aspects: (1) media feasibility according to subject matter experts and media experts; (2) effective based on students ability test by pre test and post- test. The developed cycles and procedures refer to the ADDIE model (analysis, design, development, implementation, and evaluation). This development research produces learning media as microprocessor kits training and e-Learning namely “µProsessor” as learning support. Data analysis techniques to test the effectiveness of learning media using Paired Samples T-Test and Using a Likert scale to test the feasibility of learning media. The research results show that the feasibility of learning media is enough with a high score of above 88% and Paired Samples Test results for media effectiveness show an increase in the value of significant microprocessor capabilities. Measuring the improvement of the ability of students' microprocessors using N-gain (normalized gain). The results of the calculation of N-gain in the large group is 0.72 in the high category. Interpretation of the results of the research can be concluded that effective learning media as a learning media for microprocessors. Keywords: learning media, research and development, ADDIE model, microprocessors Permalink: http://dx.doi.org/10.21831/jpv.v8i3.20795 Contact Nurul Fitri Fathia [email protected] Universitas Negeri Jakarta, Jl.
    [Show full text]
  • TTL and CMOS Logic 74 Series
    TTL and CMOS logic 74 Series TTL and CMOS logic 74 Series ! Datasheets ¡¡ CLICK HERE for the TTL and CMOS logic listings! CLICK HERE for links to other useful datasheet sites! This page contains links to datasheets for all the IC's used in my projects, click the part number to read the datasheet. Some of these I scanned myself, others are located on others' pages or the manufacturer's website. If there are any broken links tell me. To read these datasheets you need to install Adobe Acrobat if you haven't already done so. The scanned datasheets are sometimes easiest to read if you select "Actual Size" in Adobe Acrobat's "View" menu. A number of these parts are obsolete, and several more will probably become obsolete very soon. I have saved local copies of all of the datasheets linked here, so that they will be preserved if the manufacturers decide to remove the datasheets from their websites. In this case I will replace the URL with a local link. If you find any broken links, let me know. Many IC's are made by multiple manufacturers, and there have been many rounds of mergers, aquisitions and consolidations in the semiconductor industry. Therefore the manufacturers listed here are not necessarily the ones whose IC's I used, but in all cases chips from a different manufacturer should be interchangeable. In general 74nn chips and 74LSnn chips can also be interchanged, I simply used what was available to me at the time. Part Description Manufacturer Size Notes ¡¡ ¡¡ ¡¡ ¡¡ ¡¡ http://www.datasheet4u.com/TTL/TTL.html (1 z 22)1.10.2007 17:46:45
    [Show full text]
  • Microprocessor Wikipedia,TheFreeEncyclopedia Page 1Of 16
    Microprocessor - Wikipedia,thefreeencyclopedia Page 1of 16 Microprocessor From Wikipedia,the free encyclopedia A microprocessor incorporatesthefunctionsof acomputer's central processingunit(CPU)onasingle integratedcircuit,[1] (IC)oratmostafewintegratedcircuits. [2]Itisa multipurpose,programmabledevicethataccepts digitaldata asinput,processesitaccordingtoinstructionsstoredinits memory,andprovidesresultsasoutput.Itisanexampleof sequentialdigitallogic,asithasinternalmemory. Microprocessorsoperateonnumbersandsymbols representedin the binarynumeralsystem. Theadventoflow-costcomputersonintegratedcircuitshas transformedmodernsociety.General-purpose microprocessorsinpersonalcomputersareusedfor computation,textediting,multimediadisplay,and Intel 4004,thefirstgeneral-purpose, communicationovertheInternet.Manymore commercial microprocessor microprocessorsare partof embeddedsystems,providing digitalcontrolofamyriadofobjectsfromappliancesto automobilestocellular phonesandindustrial processcontrol. Contents ■ 1Origins ■ 2Embeddedapplications ■ 3Structure ■ 4Firsts ■ 4.1Intel4004 ■ 4.2TMS1000 ■ 4.3Pico/GeneralInstrument ■ 4.4CADC ■ 4.5GilbertHyatt ■ 4.6Four-PhaseSystemsAL1 ■ 58bitdesigns ■ 612bitdesigns ■ 716bitdesigns ■ 832bitdesigns ■ 964bitdesignsinpersonalcomputers ■ 10Multicoredesigns ■ 11RISC ■ 12Special-purposedesigns ■ 13Marketstatistics ■ 14See also ■ 15Notes ■ 16References ■ 17Externallinks http://en.wikipedia.org/wiki/Microprocessor 2012 -03 -01 Microprocessor -Wikipedia,thefreeencyclopedia Page 2of 16 Origins Duringthe1960s,computer processorswereconstructedoutofsmallandmedium-scaleICseach
    [Show full text]
  • ZILOG Z80 PIO USER=S MANUAL Page 1 of 22 TABLE of CONTENTS
    ZILOG Z80 PIO USER=S MANUAL Page 1 of 22 TABLE OF CONTENTS Chapter 1. Introduction Page 1.0 Introduction.......................................... 3 1.1 Features.............................................. 3 Chapter 2. Architecture 2.0 Overview ............................................ 4 Chapter 3. Pin Description 3.0 Pin Description.................................... 6 Chapter 4. Programming the PlO 4.0 Reset................................................... 9 4.1 Loading the interrupt Vector................. 9 4.2 Selecting an Operating Mode............... 10 4.3 Setting the Interrupt Control Word........ 11 Chapter 5. Timing 5.0 Output Mode (Mode 0).......................... 12 5.1 Input Mode (Mode 1)..........................… 13 5.2 Bidirectional Mode (Mode 2)...............… 13 5.3 Control Mode (Mode 3)......................... 14 Chapter 6. Interrupt Servicing 6.0 Interrupt servicing................................. 16 Chapter 7. Applications 7.0 Extending the Interrupt Daisy Chain....... 18 7.1 I/O Device Interface............................... 18 7.2 Control interface.................................... 19 Chapter 8. Programming Summary 8.0 Load Interrupt Vector............................. 22 8.1 Set Mode............................................... 22 8.2 Set Interrupt Control.............................. 22 ZILOG Z80 PIO USER=S MANUAL Page 2 of 22 List of figures Page Figure 2 -1 PIO Block Diagram................................ 5 Figure 2 -2 Port I/O Block Diagram.......................... 5 Figure 3 -1 PIO Pin
    [Show full text]
  • Gnu Assembler
    Using as The gnu Assembler (Sourcery G++ Lite 2010q1-188) Version 2.19.51 The Free Software Foundation Inc. thanks The Nice Computer Company of Australia for loaning Dean Elsner to write the first (Vax) version of as for Project gnu. The proprietors, management and staff of TNCCA thank FSF for distracting the boss while they gotsome work done. Dean Elsner, Jay Fenlason & friends Using as Edited by Cygnus Support Copyright c 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002, 2006, 2007, 2008, 2009 Free Software Foundation, Inc. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is included in the section entitled \GNU Free Documentation License". i Table of Contents 1 Overview :::::::::::::::::::::::::::::::::::::::: 1 1.1 Structure of this Manual :::::::::::::::::::::::::::::::::::::: 14 1.2 The GNU Assembler :::::::::::::::::::::::::::::::::::::::::: 15 1.3 Object File Formats::::::::::::::::::::::::::::::::::::::::::: 15 1.4 Command Line ::::::::::::::::::::::::::::::::::::::::::::::: 15 1.5 Input Files :::::::::::::::::::::::::::::::::::::::::::::::::::: 16 1.6 Output (Object) File:::::::::::::::::::::::::::::::::::::::::: 16 1.7 Error and Warning Messages :::::::::::::::::::::::::::::::::: 16 2 Command-Line Options::::::::::::::::::::::: 19 2.1 Enable Listings: `-a[cdghlns]'
    [Show full text]
  • How to Program the Z80 Periphery Tutorial
    How To Program the Z80 Periphery Tutorial Doc. Version 2013-08-23-1 Author: Mario Blunk Abstract: Guideline to program Z80 family devices in a tutorial like manner. Assembly program code examples given. Keywords: CPU, SIO, CTC, PIO, counter, timer, I²C, serial, terminal, null-modem, flow control, baud rate, vector table, interrupt service routine, mainline program, loop, instruction, execution time, mathematics, pulse width, jitter, oscilloscope, PWM, modulation, equivalents table, minicom, hyper terminal, time constant Blunk electronic at www.train-z.de 1 Contents 1 The Z80 SIO.......................................................................................................................5 1.1 Terminal Mode.............................................................................................................5 1.1.1 Desired Communication Mechanism....................................................................5 1.1.2 SIO Device Structure and external wiring............................................................6 1.1.2.1 Wiring.............................................................................................................6 1.1.3 Programming........................................................................................................8 1.1.3.1 Header...........................................................................................................8 1.1.3.2 Interrupt Vector Table....................................................................................8 1.1.3.3 Initializing the
    [Show full text]