DOCSLIB.ORG

Vasm Assembler System

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Vasm Assembler System vasm assembler system Volker Barthelmann i Table of Contents 1 General :::::::::::::::::::::::::::::::::::::::::: 1 1.1 Introduction ::::::::::::::::::::::::::::::::::::::::::::::::::: 1 1.2 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 1 1.3 Installation :::::::::::::::::::::::::::::::::::::::::::::::::::: 1 2 The Assembler :::::::::::::::::::::::::::::::::: 3 2.1 General Assembler Options ::::::::::::::::::::::::::::::::::::: 3 2.2 Expressions :::::::::::::::::::::::::::::::::::::::::::::::::::: 5 2.3 Symbols ::::::::::::::::::::::::::::::::::::::::::::::::::::::: 7 2.4 Include Files ::::::::::::::::::::::::::::::::::::::::::::::::::: 7 2.5 Macros::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 7 2.6 Structures:::::::::::::::::::::::::::::::::::::::::::::::::::::: 7 2.7 Conditional Assembly :::::::::::::::::::::::::::::::::::::::::: 7 2.8 Known Problems ::::::::::::::::::::::::::::::::::::::::::::::: 8 2.9 Credits::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 8 2.10 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 8 3 Standard Syntax Module ::::::::::::::::::::: 11 3.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 11 3.2 Additional options for this module :::::::::::::::::::::::::::: 11 3.3 General Syntax ::::::::::::::::::::::::::::::::::::::::::::::: 11 3.4 Directives ::::::::::::::::::::::::::::::::::::::::::::::::::::: 12 3.5 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 18 3.6 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 18 4 Mot Syntax Module ::::::::::::::::::::::::::: 21 4.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 21 4.2 Additional options for this module :::::::::::::::::::::::::::: 21 4.3 General Syntax ::::::::::::::::::::::::::::::::::::::::::::::: 22 4.4 Directives ::::::::::::::::::::::::::::::::::::::::::::::::::::: 22 4.5 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 32 4.6 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 32 5 Madmac Syntax Module :::::::::::::::::::::: 35 5.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 35 5.2 General Syntax ::::::::::::::::::::::::::::::::::::::::::::::: 35 5.3 Directives ::::::::::::::::::::::::::::::::::::::::::::::::::::: 35 5.4 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 39 5.5 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 39 ii vasm manual 6 Oldstyle Syntax Module :::::::::::::::::::::: 41 6.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 41 6.2 Additional options for this module :::::::::::::::::::::::::::: 41 6.3 General Syntax ::::::::::::::::::::::::::::::::::::::::::::::: 41 6.4 Directives ::::::::::::::::::::::::::::::::::::::::::::::::::::: 42 6.5 Structures :::::::::::::::::::::::::::::::::::::::::::::::::::: 48 6.6 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 49 6.7 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 49 7 Test output module ::::::::::::::::::::::::::: 51 7.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 51 7.2 Additional options for this module :::::::::::::::::::::::::::: 51 7.3 General ::::::::::::::::::::::::::::::::::::::::::::::::::::::: 51 7.4 Restrictions ::::::::::::::::::::::::::::::::::::::::::::::::::: 51 7.5 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 51 7.6 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 51 8 ELF output module ::::::::::::::::::::::::::: 53 8.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 53 8.2 Additional options for this module :::::::::::::::::::::::::::: 53 8.3 General ::::::::::::::::::::::::::::::::::::::::::::::::::::::: 53 8.4 Restrictions ::::::::::::::::::::::::::::::::::::::::::::::::::: 53 8.5 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 53 8.6 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 53 9 a.out output module :::::::::::::::::::::::::: 55 9.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 55 9.2 Additional options for this module :::::::::::::::::::::::::::: 55 9.3 General ::::::::::::::::::::::::::::::::::::::::::::::::::::::: 55 9.4 Restrictions ::::::::::::::::::::::::::::::::::::::::::::::::::: 55 9.5 Known Problems:::::::::::::::::::::::::::::::::::::::::::::: 55 9.6 Error Messages:::::::::::::::::::::::::::::::::::::::::::::::: 55 10 TOS output module:::::::::::::::::::::::::: 57 10.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 57 10.2 Additional options for this module ::::::::::::::::::::::::::: 57 10.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 57 10.4 Restrictions :::::::::::::::::::::::::::::::::::::::::::::::::: 57 10.5 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 57 10.6 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 57 iii 11 Amiga output module ::::::::::::::::::::::: 59 11.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 59 11.2 Additional options for this module ::::::::::::::::::::::::::: 59 11.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 59 11.4 Restrictions :::::::::::::::::::::::::::::::::::::::::::::::::: 60 11.5 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 60 11.6 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 60 12 X68k output module ::::::::::::::::::::::::: 61 12.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 61 12.2 Additional options for this module ::::::::::::::::::::::::::: 61 12.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 61 12.4 Restrictions :::::::::::::::::::::::::::::::::::::::::::::::::: 61 12.5 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 61 12.6 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 61 13 vobj output module :::::::::::::::::::::::::: 63 13.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 63 13.2 Additional options for this module ::::::::::::::::::::::::::: 63 13.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 63 13.4 Restrictions :::::::::::::::::::::::::::::::::::::::::::::::::: 63 13.5 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 63 13.6 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 63 14 Simple binary output module ::::::::::::::: 65 14.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 65 14.2 Additional options for this module ::::::::::::::::::::::::::: 65 14.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 65 14.4 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 65 14.5 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 65 15 Motorola srecord output module ::::::::::: 67 15.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 67 15.2 Additional options for this module ::::::::::::::::::::::::::: 67 15.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 67 15.4 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 67 15.5 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 67 iv vasm manual 16 m68k cpu module :::::::::::::::::::::::::::: 69 16.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 69 16.2 Additional options for this module ::::::::::::::::::::::::::: 69 16.2.1 CPU selections :::::::::::::::::::::::::::::::::::::::::: 69 16.2.2 Optimization options:::::::::::::::::::::::::::::::::::: 70 16.2.3 Other options ::::::::::::::::::::::::::::::::::::::::::: 72 16.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 73 16.4 Extensions ::::::::::::::::::::::::::::::::::::::::::::::::::: 74 16.5 Optimizations:::::::::::::::::::::::::::::::::::::::::::::::: 78 16.6 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 81 16.7 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 82 17 PowerPC cpu module :::::::::::::::::::::::: 85 17.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 85 17.2 Additional options for this module ::::::::::::::::::::::::::: 85 17.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 86 17.4 Extensions ::::::::::::::::::::::::::::::::::::::::::::::::::: 86 17.5 Optimizations:::::::::::::::::::::::::::::::::::::::::::::::: 86 17.6 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 86 17.7 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 87 18 c16x/st10 cpu module ::::::::::::::::::::::: 89 18.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 89 18.2 Additional options for this module ::::::::::::::::::::::::::: 89 18.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 89 18.4 Extensions ::::::::::::::::::::::::::::::::::::::::::::::::::: 89 18.5 Optimizations:::::::::::::::::::::::::::::::::::::::::::::::: 90 18.6 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 90 18.7 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 90 19 6502 cpu module ::::::::::::::::::::::::::::: 91 19.1 Legal :::::::::::::::::::::::::::::::::::::::::::::::::::::::: 91 19.2 Additional options for this module ::::::::::::::::::::::::::: 91 19.3 General :::::::::::::::::::::::::::::::::::::::::::::::::::::: 91 19.4 Extensions ::::::::::::::::::::::::::::::::::::::::::::::::::: 92 19.5 Optimizations:::::::::::::::::::::::::::::::::::::::::::::::: 92 19.6 Known Problems::::::::::::::::::::::::::::::::::::::::::::: 92 19.7 Error Messages :::::::::::::::::::::::::::::::::::::::::::::: 92 20 ARM cpu module :::::::::::::::::::::::::::: 93 20.1 Legal ::::::::::::::::::::::::::::::::::::::::::::::::::::::::
Load more

Recommended publications
  • DKB Kwikstart II Installation and User's Guide
    KwikStart II™ Kickstart Rom Expansion Board for the Amiga® 1000 Installation and User's Guide by DKB Software COPYRIGHT This manual is the Copyright © of DKB Software, Inc. All Rights Reserved. This document may not, in whole or in part, be copied, photocopied, reproduced, translated,or reduced to any electron­ ic medium or machine readable form, without prior consent, in writing, of DKB Software, Inc. MegAChip 2000, MultiStart II, BattDisk, SecureKey, KwikStart, KwikStart II, Insider, and Insider II are trademarks of DKB Software. Amiga is a registered trademark of Commodore-Amiga, Inc. AmigaDos, Kickstart, and Workbench are trademarks of Commodore-Amiga, Inc. Table of Contents 1. Introduction 1 2. Configuring the KwikStart II TM 2 Selecting the power up mode 2 3. Installation 3 Disassembling your Amiga • 3 Removing the PAL 4 Removing the disk drive 5 Removing the 68000 6 Installing the K wikStart II TM 6 Testing your system 8 Reassembling your Amiga• 9 4. Operation of the KwikStart II TM 10 5. Troubleshooting 11 PN: 00300801-01 1. Introduction. Congratulations on the purchase of your new KwikStart II™ ROM board for the Amiga® 1000 by DKB Software.The KwikStartII™ ROM board will pr ovide you with many benefits. KwikStart II™ is an add on board that puts thelatest Amiga® KickStart™ permanentlyin ROM (ReadOnly Memory) like in the A500,A2000 and A3000. This latest version of the KwikStart II™ provides you with the ability to install Kickstart™V2.0 as well as Vl.3 or Vl.2 in your Amiga® 1000. This is the easiest way for A 1000 owners to upgrade to 2.0.
    [Show full text]
  • Local, Compressed
    General Processor Information Copyright 1994-2000 Tom Burd Last Modified: May 2, 2000 (DISCLAIMER: SPEC performance numbers are the highest rated for a given processor version. Actual performance depends on the computer configuration, and may be less, even significantly less than, the numbers given here. Also note that non-italicized numbers may be company esti- mates of perforamnce when actual numbers are not available) SPEC-92 Pipe Cache (i/d) Tec Power (W) Date Bits Clock Units / Vdd M Size Xsistor Processor Source Stages h e (ship) (i/d) (MHz) Issue (V) (mm2) (106) int fp int/ldst/fp kB Assoc (um) t peak typ 5 - - 8086 [vi] 78 v/16 8 - - 1/1 1/1/na - - 5.0 3.0 0.029 10 - - 5 - - 8088 [vi] 79 v/16 1/1 1/1/na - - 5.0 3.0 0.029 8 - - 80186 [vi] 82 v/16 - - 1/1 1/1/na - - 5.0 1.5 6 - - 80286 [vi] 82 v/16 10 - - 1/1 1/1/na - - 5.0 1.5 0.134 12 - - Intel 85 16 x86 1.5 87 20 i386DX [vi] v/32 1/1 - - 5.0 0.275 88 25 6.5 1.9 89 33 8.4 3.0 1.0 2 [vi,41] 88 16 2.4 0.9 1.5 89 20 3.5 1.3 2 i386SX v/32 1/1 4/na/na - - 5.0 0.275 [vi] 89 25 4.6 1.9 1.0 92 33 6.2 3.3 ~2 43 90 20 3.5 1.3 i386SL [vi] v/32 1/1 4/na/na - - 5.0 1.0 2 0.855 91 25 4.6 1.9 SPEC-92 Pipe Cache (i/d) Tec Power (W) Date Bits Clock Units / Vdd M Size Xsistor Processor Source Stages h e (ship) (i/d) (MHz) Issue (V) (mm2) (106) int fp int/ldst/fp kB Assoc (um) t peak typ [vi] 89 25 14.2 6.7 1.0 2 i486DX [vi,45] 90 v/32 33 18.6 8.5 2/1 5/na/5? 8 u.
    [Show full text]
  • RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)
    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features..........................
    [Show full text]
  • Amigaos 3.2 FAQ 47.1 (09.04.2021) English
    $VER: AmigaOS 3.2 FAQ 47.1 (09.04.2021) English Please note: This file contains a list of frequently asked questions along with answers, sorted by topics. Before trying to contact support, please read through this FAQ to determine whether or not it answers your question(s). Whilst this FAQ is focused on AmigaOS 3.2, it contains information regarding previous AmigaOS versions. Index of topics covered in this FAQ: 1. Installation 1.1 * What are the minimum hardware requirements for AmigaOS 3.2? 1.2 * Why won't AmigaOS 3.2 boot with 512 KB of RAM? 1.3 * Ok, I get it; 512 KB is not enough anymore, but can I get my way with less than 2 MB of RAM? 1.4 * How can I verify whether I correctly installed AmigaOS 3.2? 1.5 * Do you have any tips that can help me with 3.2 using my current hardware and software combination? 1.6 * The Help subsystem fails, it seems it is not available anymore. What happened? 1.7 * What are GlowIcons? Should I choose to install them? 1.8 * How can I verify the integrity of my AmigaOS 3.2 CD-ROM? 1.9 * My Greek/Russian/Polish/Turkish fonts are not being properly displayed. How can I fix this? 1.10 * When I boot from my AmigaOS 3.2 CD-ROM, I am being welcomed to the "AmigaOS Preinstallation Environment". What does this mean? 1.11 * What is the optimal ADF images/floppy disk ordering for a full AmigaOS 3.2 installation? 1.12 * LoadModule fails for some unknown reason when trying to update my ROM modules.
    [Show full text]
  • Ti® Macintosh® SE/30
    n 11acll1tosh®SE/30 Owner's Guide - ti®Macintosh ®SE /30 Owner's Guide - - - - - - ti APPLE COMPUTER, INC. This manual and lhe software described in it are copyrighted, with all rights reserved. Under the copyright laws, lhis manual or the software may not be copied, in whole or part, without written consent of Apple, except in lhe normal use of the software or to make a backup copy of the software. The same proprietary and copyright notices must be affLxed to any permitted copies as were affiXed to the original. This exception does not allow copies to be made for others, whether or not sold, but all of the material purchased (with all backup copies) may be sold, given, or loaned to another person. Under the law, copying includes translating into another language or format. You may use the software on any computer owned by you, but extra copies cannot be made for this purpose. © Apple Computer, Inc., 1988 Linotronic is a registered trademark of 20525 Mariani Avenue Linotype Co. Cupertino, CA 95014 (408) 996-1010 Microsoft and MS-DOS are registered trademarks of Microsoft Corporation. Apple, the Apple logo, AppleCare, NuBus is a trademark of Texas Applelink, AppleTalk. A/UX, Instruments. HyperCard , Im:~geW rit e r , LaserWriter, MacApp, Macintosh, OS/2 is a trademark of International and SANE arc registered trademarks Business Machines Corporation. of Apple Computer, Inc. POSTSCRI PT is a registered trademark, APDA, AppleCD SC, Apple Desktop and Illustrator is a trademark, of Bus, AppleFax, EtherTalk, FDHD, Adobe Systems Incorporated. Finder, LocalTalk, and MPW are UNIX is a registered trademark of trademarks of Apple Computer, Inc.
    [Show full text]
  • Dualbooting Amigaos 4 and Amigaos 3.5/3.9
    Dualbooting AmigaOS 4 and AmigaOS 3.5/3.9 By Christoph Gutjahr. Licensed under the GNU Free Documentation License This tutorial explains how to turn a classic Amiga into a dualboot system that lets you choose the desired operating system - AmigaOS 4 or AmigaOS 3.5/3.9 - at every cold start. A "cold start" happens when... 1. the computer has just been switched on 2. you press the key combination Control-Amiga-Amiga for more than ten seconds while running AmigaOS 3 3. you press Control-Alt-Alt (instead of Control-Amiga-Amiga) under AmigaOS 4 During a "warm reboot" (e.g. by shortly pressing Control-Amiga-Amiga), the operating system that is currently used will be booted again. Requirements This tutorial is only useful for people using AmigaOS 3.5 or 3.9 in addition to AmigaOS 4. If you're using an older version of OS 3, you can not use the scripts described below. The Amiga in question should have two boot partitions - one for AmigaOS 4 and one for AmigaOS 3.5/3.9, both should be below the famous 4 GB barrier. The OS 4 partition must have a higher boot priority. Two different solutions There are two different approaches for dualbooting: the first one described below will display a simple 'boot menu' at every cold boot, asking the user to select the OS he wants to boot. The other solution explained afterwards will always boot into AmigaOS 4, unless the user enters the "Early Startup Menu" and selects the OS 3 partition as the boot drive.
    [Show full text]
  • University Of
    Software Coherence in Multiprocessor Memory Systems William Joseph Bolosky Technical Report 456 May 1993 [NASA-CR-1946961 SQFTWARE N94-21232 COHERENCE IN MULTIPROCESSOR HEMDRY SYSTEMS Ph-O, Thesis <Rockester btniv,) 3.57 p tint 1 as UNIVERSITY OF COMPUTER SCIENCE Software Coherence in Multiprocessor Memory Systems by William Joseph Bolosky Submitted in Partial Fulfillment of the Requirements for the Degree DOCTOR OF PHILOSOPHY Supervised by Professor Michael L. Scott Department of Computer Science College of Arts and Science University of Rochester Rochester, New York 1993 11 To R. R. Camp III Curriculum Vitae William J. Bolosky was born in on He attended California State College in California, Pennsylvania from 1977 through 1983. He completed a Bachelor's degree with Univerity Honors in Mathematics at Carnegie-Mellon University in 1986. After working as a research staff member with Carnegie-Mellon's Mach project, he began graduate studies at the University of Rochester in the fall of 1987, studying Computer Science under Professor Michael 1. Scott. In 1989, he received a Masters of Science in Computer Science from the University of Rochester. In 1992, he accepted a position as a Researcher with the Microsoft corporation in Redmond, WA. He received a Sproull Fellowship for graduate studies at the University of Rochester in 1987, and a DARPA/NASA Fellowship in Parallel Processing in 1991. lV - Acknow ledgments While my name is the only one listed as the author of this document, it is - hardly the case that all the work described herein is mine alone. Rather, the bulk of this dissertation is derived from work published jointly with others.
    [Show full text]
  • NMOS 6510 Unintended Opcodes No More Secrets (V0.95 - 24/12/20)
    NMOS 6510 Unintended Opcodes no more secrets (v0.95 - 24/12/20) (w) 2013-2020 groepaz/solution, all rights reversed Contents Preface...................................................................................................................................................I Scope of this Document....................................................................................................................I Intended Audience............................................................................................................................I License..............................................................................................................................................I What you get...................................................................................................................................II Naming Conventions.....................................................................................................................III Address-Mode Abbreviations...................................................................................................III Mnemonics................................................................................................................................III Processor Flags.........................................................................................................................IV Opcode Matrix......................................................................................................................................1 Unintended
    [Show full text]
  • Microprocessor Training
    Microprocessors and Microcontrollers © 1999 Altera Corporation 1 Altera Confidential Agenda New Products - MicroController products (1 hour) n Microprocessor Systems n The Embedded Microprocessor Market n Altera Solutions n System Design Considerations n Uncovering Sales Opportunities © 2000 Altera Corporation 2 Altera Confidential Embedding microprocessors inside programmable logic opens the door to a multi-billion dollar market. Altera has solutions for this market today. © 2000 Altera Corporation 3 Altera Confidential Microprocessor Systems © 1999 Altera Corporation 4 Altera Confidential Processor Terminology n Microprocessor: The implementation of a computer’s central processor unit functions on a single LSI device. n Microcontroller: A self-contained system with a microprocessor, memory and peripherals on a single chip. “Just add software.” © 2000 Altera Corporation 5 Altera Confidential Examples Microprocessor: Motorola PowerPC 600 Microcontroller: Motorola 68HC16 © 2000 Altera Corporation 6 Altera Confidential Two Types of Processors Computational Embedded n Programmable by the end-user to n Performs a fixed set of functions that accomplish a wide range of define the product. User may applications configure but not reprogram. n Runs an operating system n May or may not use an operating system n Program exists on mass storage n Program usually exists in ROM or or network Flash n Tend to be: n Tend to be: – Microprocessors – Microcontrollers – More expensive (ASP $193) – Less expensive (ASP $12) n Examples n Examples – Work Station
    [Show full text]
  • Malware Detection Advances in Information Security
    Malware Detection Advances in Information Security Sushil Jajodia Consulting Editor Center for Secure Information Systems George Mason University Fairfax, VA 22030-4444 email: ja jodia @ smu.edu The goals of the Springer International Series on ADVANCES IN INFORMATION SECURITY are, one, to establish the state of the art of, and set the course for future research in information security and, two, to serve as a central reference source for advanced and timely topics in information security research and development. The scope of this series includes all aspects of computer and network security and related areas such as fault tolerance and software assurance. ADVANCES IN INFORMATION SECURITY aims to publish thorough and cohesive overviews of specific topics in information security, as well as works that are larger in scope or that contain more detailed background information than can be accommodated in shorter survey articles. The series also serves as a forum for topics that may not have reached a level of maturity to warrant a comprehensive textbook treatment. Researchers, as well as developers, are encouraged to contact Professor Sushil Jajodia with ideas for books under this series. Additional titles in the series: ELECTRONIC POSTAGE SYSTEMS: Technology, Security, Economics by Gerrit Bleumer; ISBN: 978-0-387-29313-2 MULTIVARIATE PUBLIC KEY CRYPTOSYSTEMS by Jintai Ding, Jason E. Gower and Dieter Schmidt; ISBN-13: 978-0-378-32229-2 UNDERSTANDING INTRUSION DETECTION THROUGH VISUALIZATION by Stefan Axelsson; ISBN-10: 0-387-27634-3 QUALITY OF PROTECTION: Security Measurements and Metrics by Dieter Gollmann, Fabio Massacci and Artsiom Yautsiukhin; ISBN-10; 0-387-29016-8 COMPUTER VIRUSES AND MALWARE by John Aycock; ISBN-10: 0-387-30236-0 HOP INTEGRITY IN THE INTERNET by Chin-Tser Huang and Mohamed G.
    [Show full text]
  • MOTOROLA 1995 112P
    High-Performance Internal Product Portfolio Overview Issue 10 Fourth Quarter, 1995 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and µ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
    [Show full text]
  • Technical Report
    Technical Report Department of Computer Science University of Minnesota 4-192 EECS Building 200 Union Street SE Minneapolis, MN 55455-0159 USA TR 97-030 Hardware and Compiler-Directed Cache Coherence in Large-Scale Multiprocessors by: Lynn Choi and Pen-Chung Yew Hardware and Compiler-Directed Cache Coherence 1n Large-Scale Multiprocessors: Design Considerations and Performance Study1 Lynn Choi Center for Supercomputing Research and Development University of Illinois at Urbana-Champaign 1308 West Main Street Urbana, IL 61801 Email: lchoi@csrd. uiuc. edu Pen-Chung Yew 4-192 EE/CS Building Department of Computer Science University of Minnesota 200 Union Street, SE Minneapolis, MN 55455-0159 Email: [email protected] Abstract In this paper, we study a hardware-supported, compiler-directed (HSCD) cache coherence scheme, which can be implemented on a large-scale multiprocessor using off-the-shelf micro­ processors, such as the Cray T3D. The scheme can be adapted to various cache organizations, including multi-word cache lines and byte-addressable architectures. Several system related issues, including critical sections, inter-thread communication, and task migration have also been addressed. The cost of the required hardware support is minimal and proportional to the cache size. The necessary compiler algorithms, including intra- and interprocedural array data flow analysis, have been implemented on the Polaris parallelizing compiler [33]. From our simulation study using the Perfect Club benchmarks [5], we found that in spite of the conservative analysis made by the compiler, the performance of the proposed HSCD scheme can be comparable to that of a full-map hardware directory scheme. Given its compa­ rable performance and reduced hardware cost, the proposed scheme can be a viable alternative for large-scale multiprocessors such as the Cray T3D, which rely on users to maintain data coherence.
    [Show full text]