DOCSLIB.ORG

Single Chip Dsp Array Processor: 100 Million + Transistors with Multithreading Approach

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Single Chip Dsp Array Processor: 100 Million + Transistors with Multithreading Approach SINGLE CHIP DSP ARRAY PROCESSOR: 100 MILLION + TRANSISTORS WITH MULTITHREADING APPROACH Radovan Sernec1 Matej Zajc2 -XULM)7DVLþ2 1BIA Ltd., Teslova 30, 1000 Ljubljana, Slovenia [email protected] 2)DNXOWHWD]DHOHNWURWHKQLNR7UåDãND/MXEOMDQD6ORYHQLD [email protected] ABSTRACT follows: firstly a case study of systolic 1D convolution and its We propose an efficient programmable parallel architecture for transformation to multithreaded case is presented, followed by DSP and matrix algebra applications that can exploit parallelism at processor architecture overview and possible implementation algorithm (topology) level via systolic/SIMD array processing and combining processor array with data memories on the same chip. at instruction level via multiple-issue control processor capable of multithreading. Our premise is: »One array – one chip« and 2. MULTITHREADING IN SYSTOLIC/SIMD ARRAYS integration of systolic/SIMD processing on the same processor Let’s analyse why systolic algorithms can not be fully array with required data storage. Multithreading on systolic/SIMD pipelined on processor cycle level and thus achieve a throughput arrays is analysed on examples, which show that substantial of 1 result/processor clock cycle. By systolic cycle we mean a speedups are possible (100% - 800%) when up to four threads are global clock cycle used to move data elements through the systolic interleaved on cycle-by-cycle basis. We are targeting processor array and all interprocessor element communication registers are element (PE) granularities in word range and employ support for synchronised to this clock. The throughput can be limited due to floating-point operations. Furthermore the array integrates data four different reasons: memory at two levels of hierarchy: local per PE (SIMD) and 1. Lower than 100 % efficiency of a given systolic algorithm; global for the whole processing array (systolic). Complexity of when input data are spaced with dummy values in order to such a system is explored in detail and is shown that 32 PE array satisfy proper data synchronisation within array. If after each can be implemented on a 120 million transistor chip. input data element a dummy one follows, efficiency drops to 50 %. 1D convolution algorithm studied bellow is such a 1. INTRODUCTION case. Systolic arrays are efficient parallel architectures used in digital 2. Read-after-write hazards within processing cell. signal processing, for solving linear algebra algorithms and other 3. Long latency of operations; notation of systolic algorithms problems. They are exploiting regularity in data flows and assumes that operations inside each processing cell take zero processor interconnection network topology, local processor cell time. To achieve proper synchronisation unit delays are communication, synchronous operation and single instruction inserted. Input of data values is bounded by systolic cycle, stream applied to many data elements (instruction systolic arrays which is equal to multiple processor clock cycles; are excluded from this definition) [1]. To properly synchronise 4. Slow memory cycle times compared to processor cycle times; data flows within systolic array, unit delays driven by global clock many DSP systolic algorithms are very simple and thus cycle are inserted on PE communication data paths. Net exhibit short operation latencies, but new data value can not throughput of the array can be low compared to processor cell be fetched due to memory cycle constraints or is not available cycles time and is inherently limited by the data availability from the cell above, since it was not calculated yet. constraints. We can see that a common factor limiting throughput is Multithreading is a technique usually used to mask long availability of data. The obvious solution is thus the introduction memory or interprocessor communication latency times and also of interleaved independent data sets into systolic array. Let’s take to prevent data hazards within pipelines [2]. These problems a look at a simple case of systolic 1D convolution of which became more severe recently, since memory cycle times are not processing cell is shown in Figure 1. reducing with the same pace as processor cycles do. The idea is straightforward: when any kind of latency or interrupt occurs, switch to an independed thread of execution and do a back switch CH 1 CH 3 to previous instruction stream when the relevant data becomes r1 available. In this paper we apply multithreading principles to systolic/SIMD arrays in order to increase their net throughput and r3 explore architectural details of such a processor ensemble. Target × C applications and algorithms that can be run on our proposed architecture are from two domains: DSP and matrix algebra. The r4 first includes a set of systolised convolution, FIR, IIR, DFT, DCT CH 2 CH 5 and similar algorithms in 1D and 2D variants and the second r2 Σ r5 vector and matrix algebraic operations, linear equation solving and a modified Faddeev algorithm (FA) [3], which itself offers a Figure 1: Systolic cell for 1D convolution used in examples multitude of combinations of matrix operations. Additionally, bellow. Note register names included on data paths. every algorithm that can be systolised to 1D or 2D processing array can be executed on this PE array. The paper is organised as Execution of the algorithms is presented with Gantt charts. instruction every processor cycle. We decided to set a limit at two Cycles are processor cycles within each processing element. Note instructions issued every cycle. that this particular algorithm has 50 % efficiency, meaning that a dummy value is following each data element. PE cycle Figure 2 shows the assembly-coded algorithm running in each Instruction processing cell. All instructions are in the form: Mnemonic DST, 1 2 3 4 5 6 7 8 9 10 11 12 SRC1 and SRC2. Instructions rc2f (read two floating-point values rc2f r1,r2 x from channels) and wc2f (write read two floating-point values to fmul r4,r1,r3 y y y channels) take care of input and output respectively. Convolution fadd r5,r2,r4 z z z constant is stored in r3. We see that systolic cycle can not be wc2f r1,r5 u shorter than 8 processor cycles, assuming the latencies presented. rc2f r1,r2 u Dummy data can thus be input on cycle 9 (50 % efficiency) and fmul r4,r1,r3 x x x the next data value on cycle 17. Assume for the moment that our fadd r5,r2,r4 y y y processor works at 100 MHz, so the throughput of the whole wc2f r1,r5 z systolic array is only 6.25 million data values/s. We next apply rc2f r1,r2 z interleaving of independent data values - multithreading to this fmul r4,r1,r3 u u u problem. Each thread can have its own register file or alternatively can fadd r5,r2,r4 x x use a larger common one with appended tag bits differentiating wc2f r1,r5 y different threads within one register file. We are assuming that there are four independent data threads available, which can be Figure 3: Gantt chart of four threaded 1D convolution on freely interleaved to achieve minimal initiation interval. Observe linear systolic array; letters x, y, z, u denote data inputs from Figure 3 where instructions are issued every cycle, unlike the different threads; systolic cycle is four clock cycles long; note single threaded case where instruction issuance was dictated by that there are no data dependencies among successive RAW hazards. Note that our processor has still the same arithmetic operations, since data come from independent architecture and can issue only one instruction per cycle. threads. Instruction groups of four, which belong to the same systolic cycle, take data as operands belonging to different independent PE cycle threads. Fadd operation can thus start immediately after fmul, Instruction since their operands are from independent data sets. Throughput is 1 2 3 4 5 6 7 8 9 10 11 greatly enhanced. Four data values are processed within 16 rc2f r1,r2 x processor cycles. The same number of cycles is needed in classic fmul r4,r1,r3 x xx case for only one data value. Lower inherent algorithm efficiency fadd r5,r2,r4 x xx was here eliminated completely, since dummy values are treated wc2f r1,r5 x as belonging to different data set. For the same implementation rc2f r1,r2 y assumptions we get the net throughput of 16 cycles/4 data values fmul r4,r1,r3 y yy at 100 MHz, which is 25 million data values/s. This is 300% fadd r5,r2,r4 y y y higher than in previous case. There is another point worth wc2f r1,r5 y mentioning: pipelining of functional units. This feature is not rc2f r1,r2 z desirable in classic systolic arrays, since it lengthens latency and fmul r4,r1,r3 z zz thus systolic cycle (Figure 2). Multithreading favours pipelined fadd r5,r2,r4 z z z functional units in order to shorten processor clock cycle and wc2f r1,r5 z increase the net throughput. rc2f r1,r2 u fmul r4,r1,r3 u uu PE cycle fadd r5,r2,r4 u uu Instruction wc2f r1,r5 u 1 2 3 4 5 6 7 8 9 10 11 12 rc2f r1,r2 x Figure 4: Gantt chart for an alternative four threaded 1D fmul r4,r1,r3 x x x convolution on linear systolic array; letters x, y, z, u denote fadd r5,r2,r4 x x x data inputs from different threads; average systolic cycle is 1.8 wc2f r1,r5 x clock cycles (initiations 1,1,1,1,5); note also multi-issue from rc2f r1,r2 y cycle two onwards (bold). This is the case of simultaneous fmul r4,r1,r3 yyy multithreading [4]. Figure 2: Gantt chart for 1D convolution on linear systolic Number of functional units stays the same.
Load more

Recommended publications
  • ECE 590: Digital Systems Design Using Hardware Description Language (VHDL) Systolic Implementation of Faddeev's Algorithm in V
    Project Report ECE 590: Digital Systems Design using Hardware Description Language (VHDL) Systolic Implementation of Faddeev’s Algorithm in VHDL. Final Project Tejas Tapsale. PSU ID: 973524088. Project Report Introduction: = In this project we are implementing Nash’s systolic implementation and Chuang an He,s systolic implementation for Faddeev’s algorithm. These two implementations have their own advantages and drawbacks. Here in this project report we first see detail of Nash implementation and then we will go for Chaung and He’s implementation. The organization of this report is like this:- 1. First we take detail idea about what is systolic architecture and how it can be used for matrix multiplication and its advantages and disadvantages. 2. Then we discuss about Gaussian Elimination for matrix computation and its properties. 3. Then we will see Faddeev’s algorithm and how it is used. 4. Systolic arrays for MATRIX TRIANGULARIZATION 5. We will discuss Nash implementation in detail and its VHDL coding. 6. Advantages and disadvantage of Nash systolic implementation. 7. Chaung and He’s implementation in detail and its VHDL coding. 8. Difficulties chased in this project. 9. Conclusion. 10. VHDL code for Nash Implementation. 11. VHDL code for Chaung and He’s Implementation. 12. Simulation Results. 13. References. 14. PowerPoint Presentation Project Report 1: Systolic Architecture: = A systolic array is composed of matrix-like rows of data processing units called cells. Data processing units (DPU) are similar to central processing units (CPU)s, (except for the usual lack of a program counter, since operation is transport-triggered, i.e., by the arrival of a data object).
    [Show full text]
  • On the Efficiency of Register File Versus Broadcast Interconnect For
    On the Efficiency of Register File versus Broadcast Interconnect for Collective Communications in Data-Parallel Hardware Accelerators Ardavan Pedram, Andreas Gerstlauer Robert A. van de Geijn Department of Electrical and Computer Engineering Department of Computer Science The University of Texas at Austin The University of Texas at Austin fardavan,[email protected] [email protected] Abstract—Reducing power consumption and increasing effi- on broadcast communication among a 2D array of PEs. In ciency is a key concern for many applications. How to design this paper, we focus on the LAC’s data-parallel broadcast highly efficient computing elements while maintaining enough interconnect and on showing how representative collective flexibility within a domain of applications is a fundamental question. In this paper, we present how broadcast buses can communication operations can be efficiently mapped onto eliminate the use of power hungry multi-ported register files this architecture. Such collective communications are a core in the context of data-parallel hardware accelerators for linear component of many matrix or other data-intensive operations algebra operations. We demonstrate an algorithm/architecture that often demand matrix manipulations. co-design for the mapping of different collective communication We compare our design with typical SIMD cores with operations, which are crucial for achieving performance and efficiency in most linear algebra routines, such as GEMM, equivalent data parallelism and with L1 and L2 caches that SYRK and matrix transposition. We compare a broadcast bus amount to an equivalent aggregate storage space. To do so, based architecture with conventional SIMD, 2D-SIMD and flat we examine efficiency and performance of the cores for data register file for these operations in terms of area and energy movement and data manipulation in both GEneral matrix- efficiency.
    [Show full text]
  • Computer Architectures
    Parallel (High-Performance) Computer Architectures Tarek El-Ghazawi Department of Electrical and Computer Engineering The George Washington University Tarek El-Ghazawi, Introduction to High-Performance Computing slide 1 Introduction to Parallel Computing Systems Outline Definitions and Conceptual Classifications » Parallel Processing, MPP’s, and Related Terms » Flynn’s Classification of Computer Architectures Operational Models for Parallel Computers Interconnection Networks MPP’s Performance Tarek El-Ghazawi, Introduction to High-Performance Computing slide 2 Definitions and Conceptual Classification What is Parallel Processing? - A form of data processing which emphasizes the exploration and exploitation of inherent parallelism in the underlying problem. Other related terms » Massively Parallel Processors » Heterogeneous Processing – In the1990s, heterogeneous workstations from different processor vendors – Now, accelerators such as GPUs, FPGAs, Intel’s Xeon Phi, … » Grid computing » Cloud Computing Tarek El-Ghazawi, Introduction to High-Performance Computing slide 3 Definitions and Conceptual Classification Why Massively Parallel Processors (MPPs)? » Increase processing speed and memory allowing studies of problems with higher resolutions or bigger sizes » Provide a low cost alternative to using expensive processor and memory technologies (as in traditional vector machines) Tarek El-Ghazawi, Introduction to High-Performance Computing slide 4 Stored Program Computer The IAS machine was the first electronic computer developed, under
    [Show full text]
  • Systolic Computing on Gpus for Productive Performance
    Systolic Computing on GPUs for Productive Performance Hongbo Rong Xiaochen Hao Yun Liang Intel Intel, Peking University Peking University [email protected] [email protected] [email protected] Lidong Xu Hong H Jiang Pradeep Dubey Intel Intel Intel [email protected] [email protected] [email protected] Abstract an SIMT (single-instruction multiple-threads) programming We propose a language and compiler to productively build interface, and rely on an underlying compiler to transparently high-performance software systolic arrays that run on GPUs. map a wrap of threads to SIMD execution units. If data need to Based on a rigorous mathematical foundation (uniform re- be exchanged among threads in the same wrap, programmers currence equations and space-time transform), our language have to write explicit shuffle instructions [19]. has a high abstraction level and covers a wide range of ap- This paper proposes a new programming style that pro- plications. A programmer specifies a projection of a dataflow grams GPUs as building software systolic arrays. Systolic ar- compute onto a linear systolic array, while leaving the detailed rays have been extensively studied since 1978 [15], and shown implementation of the projection to a compiler; the compiler an abundance of practice-oriented applications, mainly in implements the specified projection and maps the linear sys- fields dominated by iterative procedures [32], e.g. image and tolic array to the SIMD execution units and vector registers signal processing, matrix arithmetic, non-numeric applica- of GPUs. In this way, both productivity and performance are tions, relational database [7, 8, 10, 11, 16, 17, 30], and so on.
    [Show full text]
  • Research Article a Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm
    International Scholarly Research Network ISRN Bioinformatics Volume 2012, Article ID 195658, 11 pages doi:10.5402/2012/195658 Research Article A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm Xinyu Guo,1 Hong Wang,2 and Vijay Devabhaktuni1 1 Electrical Engineering and Computer Science Department, The University of Toledo, MS.308, 2801 W. Bancroft Street, Toledo, OH 43607, USA 2 Department of Engineering Technology, The University of Toledo, MS.402, 2801 W. Bancroft Street, Toledo, OH 43606, USA Correspondence should be addressed to Hong Wang, [email protected] Received 23 May 2012; Accepted 25 July 2012 Academic Editors: F. Couto, B. Haubold, and J. T. L. Wang Copyright © 2012 Xinyu Guo et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. A design of systolic array-based Field Programmable Gate Array (FPGA) parallel architecture for Basic Local Alignment Search Tool (BLAST) Algorithm is proposed. BLAST is a heuristic biological sequence alignment algorithm which has been used by bio- informatics experts. In contrast to other designs that detect at most one hit in one-clock-cycle, our design applies a Multiple Hits Detection Module which is a pipelining systolic array to search multiple hits in a single-clock-cycle. Further, we designed a Hits Combination Block which combines overlapping hits from systolic array into one hit. These implementations completed the first and second step of BLAST architecture and achieved significant speedup comparing with previously published architectures.
    [Show full text]
  • EE 7722—GPU Microarchitecture
    Course Organization Text EE 7722|GPU Microarchitecture EE 7722|GPU Microarchitecture URL: https://www.ece.lsu.edu/gp/. Offered by: David M. Koppelman 3316R P.F. Taylor Hall, 578-5482, [email protected], https://www.ece.lsu.edu/koppel Office Hours: Monday - Friday, 15:00-16:00. Prerequisites By Topic: • Computer architecture. • C++ and machine language programming. Text Papers, technical reports, etc. (Available online.) -1 EE 7722 Lecture Transparency. Formatted 11:25, 13 January 2021 from lsli00-TeXize. -1 Course Organization Course Objectives Course Objectives • Understand low-level accelerator (for scientific and ML workloads) organizations. • Be able to fine-tune accelerator codes based on this low-level knowledge. • Understand issues and ideas being discussed for the next generation of accelerators ::: ::: including tensor processing (machine-learning, inference, training) accelerators. -2 EE 7722 Lecture Transparency. Formatted 11:25, 13 January 2021 from lsli00-TeXize. -2 Course Organization Course Topics Course Topics • Performance Limiters (Floating Point, Bandwidth, etc.) • Parallelism Fundamentals • Distinction between processor types: CPU, many-core CPU, (many-thread) GPU, FPGA, large spatial processors, large systolic array. • GPU Architecture and CUDA Programming • GPU Microarchitecture (Low-Level Organization) • Tuning based on machine instruction analysis. • Tensor Processing Units, machine learning accelerators. -3 EE 7722 Lecture Transparency. Formatted 11:25, 13 January 2021 from lsli00-TeXize. -3 Course Organization Graded Material Graded Material Midterm Exam, 35% Fifty minutes in-class or take-home. Final Exam, 35% Two hours in-class or take-home. Yes, it's cumulative. Homework, 30% Written and computer assignments. Lowest grade or unsubmitted assignment dropped. -4 EE 7722 Lecture Transparency.
    [Show full text]
  • Delft University of Technology an Efficient GPU-Accelerated Implementation of Genomic Short Read Mapping with BWA-MEM
    Delft University of Technology An Efficient GPU-Accelerated Implementation of Genomic Short Read Mapping with BWA-MEM Houtgast, Ernst; Sima, Vlad; Bertels, Koen; Al-Ars, Zaid DOI 10.1145/3039902.3039910 Publication date 2016 Document Version Final published version Published in SIGARCH Computer Architecture News Citation (APA) Houtgast, E., Sima, V., Bertels, K., & Al-Ars, Z. (2016). An Efficient GPU-Accelerated Implementation of Genomic Short Read Mapping with BWA-MEM. SIGARCH Computer Architecture News, 44(4), 38-43. https://doi.org/10.1145/3039902.3039910 Important note To cite this publication, please use the final published version (if applicable). Please check the document version above. Copyright Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons. Takedown policy Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim. This work is downloaded from Delft University of Technology. For technical reasons the number of authors shown on this cover page is limited to a maximum of 10. An Efficient GPU-Accelerated Implementation of Genomic Short Read Mapping with BWA-MEM Ernst Joachim Houtgast1;2, Vlad-Mihai Sima2, Koen Bertels1 and Zaid Al-Ars1 1 Computer Engineering Lab, TU Delft, Mekelweg 4, 2628 CD Delft, The Netherlands 2 Bluebee, Laan van Zuid Hoorn 57, 2289 DC Rijswijk, The Netherlands Corresponding author: [email protected] ABSTRACT These variants, or mutations, are generally what is of inte- Next Generation Sequencing techniques have resulted in an rest, as such a mutation could give insight on which is the exponential growth in the generation of genetics data, the most effective treatment to follow for the particular illness a amount of which will soon rival, if not overtake, other Big patient has.
    [Show full text]
  • An FPGA-Based Systolic Array to Accelerate the BWA-MEM Genomic Mapping Algorithm
    An FPGA-Based Systolic Array to Accelerate the BWA-MEM Genomic Mapping Algorithm Ernst Joachim Houtgast, Vlad-Mihai Sima, Koen Bertels and Zaid Al-Ars Faculty of EEMCS, Delft University of Technology, Delft, The Netherlands E-mail: fe.j.houtgast, v.m.sima, k.l.m.bertels, [email protected] Abstract—We present the first accelerated implementation of thus (4) create the first accelerated version of the BWA-MEM BWA-MEM, a popular genome sequence alignment algorithm algorithm, using FPGAs to offload execution of one kernel. widely used in next generation sequencing genomics pipelines. The rest of this paper is organized as follows. Section II The Smith-Waterman-like sequence alignment kernel requires a significant portion of overall execution time. We propose and provides a brief background on the BWA-MEM algorithm. evaluate a number of FPGA-based systolic array architectures, Section III describes the details of our acceleration approach. presenting optimizations generally applicable to variable length Section IV discusses design alternatives for the systolic array Smith-Waterman execution. Our kernel implementation is up to implementation. Section V provides the details on the configu- 3x faster, compared to software-only execution. This translates ration used to obtain results, which are presented in Section VI into an overall application speedup of up to 45%, which is 96% of the theoretically maximum achievable speedup when accelerating and then discussed in Section VII. Section VIII concludes the only this kernel. paper and indicates directions for future work. II. BWA-MEM ALGORITHM I. INTRODUCTION The BWA program is “a software package for mapping low- As next generation sequencing techniques improve, the divergent sequences against a large reference genome, such resulting genomic data, which can be in the order of tens as the human genome.
    [Show full text]
  • 11 Systolic Arrays Types of Special-Purpose Computers: 1
    System-on-Chip Architectures 11 Systolic arrays Types of special-purpose computers: 1. Inflexible and highly dedicated structures 2. Structures, enabling some programmability and reconfiguration. Are there applications for array of simple processors on chip? Systolic and wavefront arrays are determined by pipelining data concurrently with the (multi)processing - data and computational pipelining. ✤ Wavefront arrays use data-driven processing capability. ✤ Systolic arrays use local instruction codes synchronized globally. Data pipelined through boundary Data preloaded processors from data bus Data I/O Globally Systolic SIMD synchronous (prestored local control) (broadcasted control) Data Wavefront MIMD driven (prestored local control) (prestored local control) Timing scheme Definition: A systolic array is a network of processors that rhythmically compute and pass data through the system. Kalle Tammemäe, Dept. of CE, Tallinn Technical University 2000/02 1(18) System-on-Chip Architectures 11.1 Applications Basic matrix algorithms: ✧ matrix-vector multiplication ✧ matrix-matrix multiplication ✧ solution of triangular linear systems ✧ LU and QR decomposition (resulting triangular matrices) ✧ preconditioned conjugate gradient (solving a set of positive definite symmetric linear equations), etc. In general, various DSP algorithms can be mapped to systolic arrays: ✧ FIR, IIR, and ID convolution ✧ Interpolation ✧ Discrete Fourier Transform ✧ Template matching ✧ Dynamic scene analysis ✧ Image resampling, etc. Non-numeric applications: ✧ Data structures - stacks and queues, sorting ✧ Graph algorithms - transitive closure, minimum spanning trees ✧ Language recognition ✧ Dynamic programming ✧ Relational database operations, etc. Kalle Tammemäe, Dept. of CE, Tallinn Technical University 2000/02 2(18) System-on-Chip Architectures 11.2 Basic configuration Memory PE PE PE ... PE PE Data item is not only used when it is input but also reused as it moves through the pipelines in the array.
    [Show full text]
  • Computer Architecture: SIMD and Gpus (Part III) (And Briefly VLIW, DAE, Systolic Arrays)
    Computer Architecture: SIMD and GPUs (Part III) (and briefly VLIW, DAE, Systolic Arrays) Prof. Onur Mutlu Carnegie Mellon University A Note on This Lecture n These slides are partly from 18-447 Spring 2013, Computer Architecture, Lecture 20: GPUs, VLIW, DAE, Systolic Arrays n Video of the part related to only SIMD and GPUs: q http://www.youtube.com/watch? v=vr5hbSkb1Eg&list=PL5PHm2jkkXmidJOd59REog9jDnPDTG6IJ &index=20 2 Last Lecture n SIMD Processing n GPU Fundamentals 3 Today n Wrap up GPUs n VLIW n If time permits q Decoupled Access Execute q Systolic Arrays q Static Scheduling 4 Approaches to (Instruction-Level) Concurrency n Pipelined execution n Out-of-order execution n Dataflow (at the ISA level) n SIMD Processing n VLIW n Systolic Arrays n Decoupled Access Execute 5 Graphics Processing Units SIMD not Exposed to Programmer (SIMT) Review: High-Level View of a GPU 7 Review: Concept of “Thread Warps” and SIMT n Warp: A set of threads that execute the same instruction (on different data elements) à SIMT (Nvidia-speak) n All threads run the same kernel n Warp: The threads that run lengthwise in a woven fabric … Thread Warp 3 Thread Warp 8 Thread Warp Common PC Scalar Scalar Scalar Scalar Thread Warp 7 ThreadThread Thread Thread W X Y Z SIMD Pipeline 8 Review: Loop Iterations as Threads for (i=0; i < N; i++) C[i] = A[i] + B[i]; Scalar Sequential Code Vectorized Code load load load Iter. 1 load load load add Time add add store store store load Iter. Iter. Iter. 2 load 1 2 Vector Instruction add store Slide credit: Krste Asanovic 9 Review:
    [Show full text]
  • Generating Systolic Array Accelerators with Reusable Blocks
    Theme Article: Agile and Open-Source Hardware Generating Systolic Array Accelerators With Reusable Blocks Liancheng Jia and Liqiang Lu Yun Liang Peking University Peking University Xuechao Wei Alibaba, China Abstract—Systolic array architecture is widely used in spatial hardware and well-suited for many tensor processing algorithms. Many systolic array architectures are implemented with high-level synthesis (HLS) design flow. However, existing HLS tools do not favor of modular and reusable design, which brings inefficiency for design iteration. In this article, we analyze the systolic array design space, and identify the common structures of different systolic dataflows. We build hardware module templates using Chisel infrastructure, which can be reused for different dataflows and computation algorithms. This remarkably improves the productivity for the development and optimization of systolic architecture. We further build a systolic array generator that transforms the tensor algorithm definition to a complete systolic hardware architecture. Experiments show that we can implement systolic array designs for different applications and dataflows with little engineering effort, and the performance throughput outperforms HLS designs. & TENSOR ALGEBRA IS a prevalent tool of mod- accelerators. Systolic array architecture that ern computer applications and is increasingly features with high computation parallelism deployed onto various embedded devices. and data reusability using an array of process- Such a trend demands specialized hardware ing elements (PEs) are widely adopted in accel- erator designs. Google’s TPU uses a systolic array for the matrix multiply unit.1 Systolic Digital Object Identifier 10.1109/MM.2020.2997611 architectures are also used in many other Date of publication 26 May 2020; date of current version applications like convolution, FFT, and matrix 30 June 2020.
    [Show full text]
  • Computer Archicture
    COSC 6339 Accelerators in Big Data Edgar Gabriel Fall 2018 Motivation • Programming models such as MapReduce and Spark provide a high-level view of parallelism – not easy for all problems, e.g. recursive algorithms, many graph problems, etc. • How to handle problems that do not have inherent high-level parallelism? – sequential processing: time to solution takes too long for large problems – exploit low-level parallelism: often groups of very few instructions • Problem with instruction level parallelism: costs for exploiting parallelism exceed benefits if using regular threads/processes/tasks 1 Historic context: SIMD Instructions • Same operation executed for multiple data items • Uses a fixed length register and partitions the carry chain to allow utilizing the same functional unit for multiple operations – E.g. a 256 bit adder can be utilized for eight 32-bit add operations simultaneously • All elements in a register have to be on the same memory page to avoid page faults within the instruction Comparison of instructions • Example add operation of eight 32-bit integers with and and without SIMD instruction 3 instructions required for managing the loop (i.e. not contributing to the LOOP: LOAD R2, 0(R4) /* load x(i) */ actual solution of the LOAD R0, 0(R6) /* load y(i) */ problem) ADD R2, R2, R0 /* x(i)+y(i)*/ Branch instructions STORE R2, 0(R4) /* store x(i) */ typically lead to ADD R4, R4, #4 /* increment x */ processor stalls since ADD R6, R6, #4 /* increment y */ you have to wait for the outcome BNEQ R4, R20, LOOP of the comparison
    [Show full text]