Neuron Assembly Language Reference Develop Assembly Language Functions Using the Neuron® Assembly Language

Total Page:16

File Type:pdf, Size:1020Kb

Load more

Neuron Assembly Language Reference Develop assembly language functions using the Neuron® Assembly Language. Guide 078-0399-01B Echelon, LONWORKS, LONMARK, NodeBuilder, LonTalk, Neuron, 3120, 3150, ShortStack, LonMaker, and the Echelon logo are trademarks of Echelon Corporation that may be registered in the United States and other countries. Other brand and product names are trademarks or registered trademarks of their respective holders. Neuron Chips and other OEM Products were not designed for use in equipment or systems, which involve danger to human health or safety, or a risk of property damage and Echelon assumes no responsibility or liability for use of the Neuron Chips in such applications. Parts manufactured by vendors other than Echelon and referenced in this document have been described for illustrative purposes only, and may not have been tested by Echelon. It is the responsibility of the customer to determine the suitability of these parts for each application. ECHELON MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR IN ANY COMMUNICATION WITH YOU, AND ECHELON SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Echelon Corporation. Printed in the United States of America. Copyright © 2006-2014 Echelon Corporation. Echelon Corporation www.echelon.com Welcome Echelon’s Neuron® assembly language is the symbolic programming language for Series 3100, Series 5000, and Series 6000 Neuron Chips and Smart Transceivers. You can write a Neuron assembly language function or program that interacts with a Neuron C application program to provide LONWORKS® networking for new or existing smart devices. The Neuron assembly language is not intended as a general programming language for LONWORKS devices, but should be used only to optimize new or existing Neuron C applications. This document describes the Neuron assembly language. The Neuron assembly language can be used with any programmable Series 3100 device (Neuron 3120® Chip, FT 3120 Smart Transceiver, PL 3120 Smart Transceiver, Neuron 3150® Chip, FT 3150 Smart Transceiver, PL 3150 Smart Transceiver, and PL 3170™ Smart Transceiver) and with any programmable Series 5000 device (FT 5000 Smart Transceiver and Neuron 5000 Processor) or Series 6000 device. Where applicable, this document identifies differences in the Neuron assembly language that are specific to a particular device series. Audience This document assumes that you have a good understanding of general assembly language programming concepts and techniques. It also assumes that you are familiar with the Neuron C programming language and LONWORKS device development. In addition, a general understanding of the Series 3100, Series 5000, or Series 6000 architecture is required. Related Documentation The following manuals are available from the Echelon Web site (www.echelon.com) and provide additional information that can help you develop applications for Neuron Chip or Smart Transceiver devices: • Series 5000 Chip Data Book (005-0199-01A). This manual provides detailed technical specifications on the electrical interfaces, mechanical interfaces, and operating environment characteristics for the Neuron 5000 Processors and FT 5000 Smart Transceivers. • Series 6000 Chip Data Book (005-0230-01). This manual provides detailed technical specifications on the electrical interfaces, mechanical interfaces, and operating environment characteristics for the Neuron 6000 Processors and FT 6000 Smart Transceivers. • I/O Model Reference for Smart Transceivers and Neuron Chips (078- 0392-01C). This manual describes the I/O models that are available for Series 3100, Series 5000, and Series 6000 devices. • FT 3120 / FT 3150 Smart Transceiver Data Book (005-0139-01D). This manual provides detailed technical specifications on the electrical interfaces, mechanical interfaces, and operating environment characteristics for the FT 3120® and FT 3150® Smart Transceivers. Neuron Assembly Language Reference iii • Introduction to the LONWORKS Platform (078-0391-01A). This manual provides an introduction to the ISO/IEC 14908 (ANSI/CEA-709.1 and EN14908) Control Network Protocol, and provides a high-level introduction to LONWORKS networks and the tools and components that are used for developing, installing, operating, and maintaining them. • LONMARK® Application Layer Interoperability Guidelines. This manual describes design guidelines for developing applications for open interoperable LONWORKS devices, and is available from the LONMARK Web site, www.lonmark.org. • IzoT Commissioning Tool User's Guide ( 078-0514-01). This manual describes how to use the IzoT Commissioning Tool to design, commission, monitor and control, maintain, and manage a network. • IzoT NodeBuilder® FX User’s Guide ( 078-0516-01). This manual describes how to develop a LONWORKS device using the IzoT NodeBuilder tool. • Neuron C Programmer’s Guide (078-0002-01I). This manual describes how to write programs using the Neuron C Version 2.2 programming language. • Neuron C Reference Guide (078-0140-01G). This manual provides reference information for writing programs using the Neuron C Version 2.2 programming language. • PL 3120 / PL 3150 / PL 3170 Power Line Smart Transceiver Data Book (005-0193-01A). This manual provides detailed technical specifications on the electrical interfaces, mechanical interfaces, and operating environment characteristics for the PL 3120, PL 3150, and PL 3170™ Smart Transceivers. All of the Echelon documentation is available in Adobe PDF format. To view the PDF files, you must have a current version of the Adobe Reader, which you can download from Adobe at: www.adobe.com/products/acrobat/readstep2.html. iv Table of Contents Welcome ......................................................................................................... iii Audience ........................................................................................................ iii Related Documentation ................................................................................ iii Introduction ....................................................................................................... 1 Introduction .................................................................................................... 2 Neuron Assembler Tools ................................................................................ 3 Neuron C Compiler for Assembly Programming ................................... 3 Neuron Assembler Command Line Tool ................................................ 3 Command Usage ............................................................................... 4 NAS Command Switches .................................................................. 4 Neuron Librarian Tool ............................................................................ 5 IzoT NodeBuilder Development Tool ..................................................... 6 Assembler Files .............................................................................................. 6 Source Files .............................................................................................. 6 Naming Convention .......................................................................... 6 File Format ........................................................................................ 7 Output Files ............................................................................................. 7 General Neuron Assembly Syntax ................................................................ 8 Labels ....................................................................................................... 9 Assembly Instructions ............................................................................. 9 Operands ................................................................................................ 10 Literal Constants ............................................................................ 10 Symbols ............................................................................................ 11 Expressions ...................................................................................... 11 Comments .............................................................................................. 14 Assembler Directives ................................................................................... 14 Interfacing with Neuron C Programs ......................................................... 14 Neuron Architecture for Neuron Assembly Programming .................. 15 Neuron Architecture .................................................................................... 16 Hardware Resources for Assembly Programs ............................................ 17 CPU Registers ........................................................................................ 17 General-Purpose Registers ............................................................. 18 Pointer Registers ............................................................................. 19 Flag Register ................................................................................... 21 Instruction Pointer .......................................................................... 21 Base-Page Register and Stack Registers
Recommended publications
  • Also Includes Slides and Contents From

    Also Includes Slides and Contents From

    The Compilation Toolchain Cross-Compilation for Embedded Systems Prof. Andrea Marongiu ([email protected]) Toolchain The toolchain is a set of development tools used in association with source code or binaries generated from the source code • Enables development in a programming language (e.g., C/C++) • It is used for a lot of operations such as a) Compilation b) Preparing Libraries Most common toolchain is the c) Reading a binary file (or part of it) GNU toolchain which is part of d) Debugging the GNU project • Normally it contains a) Compiler : Generate object files from source code files b) Linker: Link object files together to build a binary file c) Library Archiver: To group a set of object files into a library file d) Debugger: To debug the binary file while running e) And other tools The GNU Toolchain GNU (GNU’s Not Unix) The GNU toolchain has played a vital role in the development of the Linux kernel, BSD, and software for embedded systems. The GNU project produced a set of programming tools. Parts of the toolchain we will use are: -gcc: (GNU Compiler Collection): suite of compilers for many programming languages -binutils: Suite of tools including linker (ld), assembler (gas) -gdb: Code debugging tool -libc: Subset of standard C library (assuming a C compiler). -bash: free Unix shell (Bourne-again shell). Default shell on GNU/Linux systems and Mac OSX. Also ported to Microsoft Windows. -make: automation tool for compilation and build Program development tools The process of converting source code to an executable binary image requires several steps, each with its own tool.
  • Computer Architecture and Assembly Language

    Computer Architecture and Assembly Language

    Computer Architecture and Assembly Language Gabriel Laskar EPITA 2015 License I Copyright c 2004-2005, ACU, Benoit Perrot I Copyright c 2004-2008, Alexandre Becoulet I Copyright c 2009-2013, Nicolas Pouillon I Copyright c 2014, Joël Porquet I Copyright c 2015, Gabriel Laskar Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with the Invariant Sections being just ‘‘Copying this document’’, no Front-Cover Texts, and no Back-Cover Texts. Introduction Part I Introduction Gabriel Laskar (EPITA) CAAL 2015 3 / 378 Introduction Problem definition 1: Introduction Problem definition Outline Gabriel Laskar (EPITA) CAAL 2015 4 / 378 Introduction Problem definition What are we trying to learn? Computer Architecture What is in the hardware? I A bit of history of computers, current machines I Concepts and conventions: processing, memory, communication, optimization How does a machine run code? I Program execution model I Memory mapping, OS support Gabriel Laskar (EPITA) CAAL 2015 5 / 378 Introduction Problem definition What are we trying to learn? Assembly Language How to “talk” with the machine directly? I Mechanisms involved I Assembly language structure and usage I Low-level assembly language features I C inline assembly Gabriel Laskar (EPITA) CAAL 2015 6 / 378 I Programmers I Wise managers Introduction Problem definition Who do I talk to? I System gurus I Low-level enthusiasts Gabriel Laskar (EPITA) CAAL
  • Compiler Construction

    Compiler Construction

    Compiler Construction Chapter 11 Compiler Construction Compiler Construction 1 A New Compiler • Perhaps a new source language • Perhaps a new target for an existing compiler • Perhaps both Compiler Construction Compiler Construction 2 Source Language • Larger, more complex languages generally require larger, more complex compilers • Is the source language expected to evolve? – E.g., Java 1.0 ! Java 1.1 ! . – A brand new language may undergo considerable change early on – A small working prototype may be in order – Compiler writers must anticipate some amount of change and their design must therefore be flexible – Lexer and parser generators (like Lex and Yacc) are therefore better than hand- coding the lexer and parser when change is inevitable Compiler Construction Compiler Construction 3 Target Language • The nature of the target language and run-time environment influence compiler construction considerably • A new processor and/or its assembler may be buggy Buggy targets make it difficult to debug compilers for that target! • A successful source language will persist over several target generations – E.g., 386 ! 486 ! Pentium ! . – Thus the design of the IR is important – Modularization of machine-specific details is also important Compiler Construction Compiler Construction 4 Compiler Performance Issues • Compiler speed • Generated code quality • Error diagnostics • Portability • Maintainability Compiler Construction Compiler Construction 5 Compiler Speed • Reduce the number of modules • Reduce the number of passes Perhaps generate machine
  • Enhancing Plug and Play Capabilities in Body Area Network Protocols

    Enhancing Plug and Play Capabilities in Body Area Network Protocols

    Enhancing Plug and Play Capabilities in Body Area Network Protocols A Major Qualifying Project Report: Submitted to the Faculty Of the WORCESTER POLYTECHNIC INSTITUTE In partial fulfillment of the requirements for the Degree of Bachelor of Science By: ____________________________ Ryan Danas ____________________________ Douglas Lally ____________________________ Nathaniel Miller ____________________________ John Synnott Date: March 10, 2014 Approved: ____________________________ Prof. Krishna Kumar Venkatasubramanian, Advisor ____________________________ Prof. Craig A. Shue, Co-Advisor 1 Abstract This project aimed to create a plug-and-play protocol for Body Area Networks (BANs). This protocol enables communication between a diverse number of devices and a base station, regardless of equipment manufacturer. Previous BANs rely on either proprietary software, or protocols that are specialized to the physical device. This protocol takes a more universal approach, allowing any arbitrary device to participate in a BAN without introducing any significant overhead or running cost to the operation of that BAN. Unlike previous approaches, any existing motes and the base station will not have to be updated. Only new devices being added to the BAN will have to implement the protocol before connecting. Our protocol introduces overhead that reduced the performance and lifetime of the motes used in our BAN. 2 Table of Contents Contents Abstract ........................................................................................................................................................
  • Timing Comparison of the Real-Time Operating Systems for Small Microcontrollers

    Timing Comparison of the Real-Time Operating Systems for Small Microcontrollers

    S S symmetry Article Timing Comparison of the Real-Time Operating Systems for Small Microcontrollers Ioan Ungurean 1,2 1 Faculty of Electrical Engineering and Computer Science; Stefan cel Mare University of Suceava, 720229 Suceava, Romania; [email protected] 2 MANSiD Integrated Center, Stefan cel Mare University, 720229 Suceava, Romania Received: 9 March 2020; Accepted: 1 April 2020; Published: 8 April 2020 Abstract: In automatic systems used in the control and monitoring of industrial processes, fieldbuses with specific real-time requirements are used. Often, the sensors are connected to these fieldbuses through embedded systems, which also have real-time features specific to the industrial environment in which it operates. The embedded operating systems are very important in the design and development of embedded systems. A distinct class of these operating systems is real-time operating systems (RTOSs) that can be used to develop embedded systems, which have hard and/or soft real-time requirements on small microcontrollers (MCUs). RTOSs offer the basic support for developing embedded systems with applicability in a wide range of fields such as data acquisition, internet of things, data compression, pattern recognition, diversity, similarity, symmetry, and so on. The RTOSs provide basic services for multitasking applications with deterministic behavior on MCUs. The services provided by the RTOSs are task management and inter-task synchronization and communication. The selection of the RTOS is very important in the development of the embedded system with real-time requirements and it must be based on the latency in the handling of the critical operations triggered by internal or external events, predictability/determinism in the execution of the RTOS primitives, license costs, and memory footprint.
  • Rootfs Made Easy with Buildroot

    Rootfs Made Easy with Buildroot

    Kernel Recipes 2013 Rootfs made easy with Buildroot How kernel developers can finally solve the rootfs problem. Thomas Petazzoni Bootlin [email protected] - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 1/1 Thomas Petazzoni I CTO and embedded Linux engineer at Bootlin I Embedded Linux development: kernel and driver development, system integration, boot time and power consumption optimization, consulting, etc. I Embedded Linux training, Linux driver development training and Android system development training, with materials freely available under a Creative Commons license. I We're hiring! I http://bootlin.com I Contributing the kernel support for the new Armada 370 and Armada XP ARM SoCs from Marvell (widely used in NAS devices). I Major contributor to Buildroot, an open-source, simple and fast embedded Linux build system I Living in Toulouse, south west of France - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 Doing kernel development is awesome, but... - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/1 A kernel without a root filesystem is kind of useless input: ImExPS/2 Generic Explorer Mouse as /devices/fpga:07/serio1/input/input1 Root-NFS: no NFS server address VFS: Unable to mount root fs via NFS, trying floppy. VFS: Cannot open root device "(null)" or unknown-block(2,0) Please append a correct "root=" boot option; here are the available partitions: Kernel panic - not syncing: VFS: Unable to mount root fs on unknown-block(2,0) - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 4/1 Solutions often used by kernel dev I A complete Linux distribution + Readily available - Large (can hardly be used as an initramfs) - Not available for all architectures - Not easy to customize.
  • Comparing Embedded Linux Build Systems and Distros

    Comparing Embedded Linux Build Systems and Distros

    Comparing embedded Linux build systems and distros Drew Moseley Solutions Architect Mender.io Session overview ● Review of embedded Linux development challenges. ● Define build system and criteria. ● Discuss a few popular options. ● Give me an opportunity to learn about some of the other tools. Goal: Help new embedded Linux developers get started About me Drew Moseley Mender.io ○ 10 years in Embedded Linux/Yocto development. ○ Over-the-air updater for Embedded Linux ○ Longer than that in general Embedded Software. ○ Open source (Apache License, v2) ○ Project Lead and Solutions Architect. ○ Dual A/B rootfs layout (client) [email protected] ○ Remote deployment management (server) https://twitter.com/drewmoseley https://www.linkedin.com/in/drewmoseley/ ○ Under active development https://twitter.com/mender_io Challenges for Embedded Linux Developers Hardware variety Storage Media Software may be maintained in forks Cross development Initial device provisioning Simple Makefiles don't cut it (anymore) Facts: ● These systems are huge ● Dependency Hell is a thing ● Builds take a long time ● Builds take a lot of resources ● Embedded applications require significant customization ● Developers need to modify from defaults Build System Defined _Is_ _Is Not_ ● Mechanism to specify and build ● An IDE ○ Define hardware/BSP ● A Distribution components ● A deployment and provisioning ○ Integrate user-space tool applications; including custom ● An out-of-the-box solution code ● Need reproducibility ● Must support multiple developers ● Allow for parallel
  • The Simple Firmware Interface

    The Simple Firmware Interface

    The Simple Firmware Interface A. Leonard Brown Intel Open Source Technology Center [email protected] Abstract Moorestown cannot run in ACPI mode because its chipset does not include the required ACPI hardware, The Simple Firmware Interface (SFI) was developed as and it cannot run in legacy mode because the PC- a lightweight method for platform firmware to commu- compatible elements of the system simply do not exist. nicate with the Operating System. Intel’s upcoming “Moorestown” hand-held platform will be deployed using SFI. 3 SFI vs. ACPI Here we summarize the motivation for SFI, summarize the contents of the SFI specification, and detail choices System platforms are either “SFI-platforms” support- made in the Linux kernel implementation. ing SFI firmware tables, or “ACPI-platforms” support- ing ACPI tables. 1 Introduction An Operating System (OS) kernel that supports SFI is an “SFI-OS.” An OS that supports ACPI is an “ACPI- The SFI project home page is http:// OS.” simplefirmware.org. An SFI-platform requires an SFI-OS to boot and run op- This paper starts by briefly summarizing the site’s con- timally. An ACPI-platform requires an ACPI-OS to boot tent, including the content of the SFI specification. Then and run optimally.2 we describe the implementation of SFI on Linux. For more details, readers are encouraged to look over the A single OS binary can boot and run optimally on both specification, to read and participate on sfi-devel@ SFI-platforms and ACPI-platforms. It simply includes simplefirwmare.org, and to review and suggest the capabilities of the SFI-OS and ACPI-OS, making an enhancements to the source code.
  • Firmware for IA240 Series (Linux) Release Notes

    Firmware for IA240 Series (Linux) Release Notes

    Firmware for IA240 Series (Linux) Release Notes Version: v1.10 Build: Build_19010911 Release Date: Jan 09, 2019 Applicable Products IA240 Series Supported Operating Systems Linux Kernel 2.6.x New Features N/A Enhancements • Includes cfi_cmdset_0001.c MTD device driver in the kernel to support both the Micron and MXIC NOR flash memories. Bugs Fixed • The gethostbyname_r() command returns an error. Changes N/A Notes N/A Firmware for IA240 Series (Linux) Release Notes Page 1 of 11 Version: v1.9 Build: Build 18033016 Release Date: Mar 30, 2018 Applicable Products IA240-LX, UC-7112-LX, IA240-T-LX, UC-7112-LX Plus Supported Operating Systems Linux 2.6.x New Features N/A Enhancements • Web server supports both HTTP and HTTPS services. • The SSH host key is generated at first system bootup. • Supports the MXIC NOR flash. Bugs Fixed • The iptables external module link path issue. • Busybox v1.13.3 issues: stty support for 921600, empty option issue (modprobe fixes empty option). • Login timeout leads to system reset. • Timezone configuration change is not applied. Changes N/A Notes N/A Firmware for IA240 Series (Linux) Release Notes Page 2 of 11 Version: v1.8 Build: Build 17060512 Release Date: Jul 07, 2017 Applicable Products IA240-T-LX, IA240-LX, UC-7112-LX, UC-7112-LX Plus Supported Operating Systems Linux 2.6.x New Features N/A Enhancements N/A Bugs Fixed • The vfork issue in the cron daemon. • Links to non-existent libraries /lib/libstdc++.so and /lib/libstdc++.so.5. • The sshd configuration is missing after firmware is upgraded from v1.4 to v1.5.
  • Embedded Firmware Development Languages/Options

    Embedded Firmware Development Languages/Options

    Module -4 Embedded System Design Concepts Characteristics & Quality Attributes of Embedded Systems Characteristics of Embedded System Each Embedded System possess a set of characteristics which are unique to it. Some important characteristics of embedded systems are: Application & Domain Specific Reactive & Real Time Operates in ‘harsh’ environment Distributed Small size and Weight Power Concerns Quality Attributes of Embedded Systems: Represent the non-functional requirements that needs to be addressed in the design of an embedded system. The various quality attributes that needs to be addressed in any embedded system development are broadly classified into Operational Quality Attributes Refers to the relevant quality attributes related to tan embedded system when it is in the operational mode or ‘online ’ mode Non-Operational Quality Attributes The Quality attributes that needs to be addressed for the product ‘not’ on the basis of operational aspects are grouped under this category Operational Quality Attributes Response Throughput Reliability Maintainability Security Safety Non-Operational Quality Attributes Testability & Debug-ability Evolvability Portability Time to Prototype and Market Per Unit and Total Cost Washing Machine – Application Specific Embedded System V Extensively used in Home Automation for washing and drying clothes V Contains User Interface units (I/O) like Keypads, Display unit, LEDs for accepting user inputs and providing visual indications V Contains sensors like, water level sensor, temperature
  • Assembly Language Programming by James and Jarrod Parkes Abstract

    Assembly Language Programming by James and Jarrod Parkes Abstract

    Technical Course Curriculum and Annotated Bibliography CS308: Assembly Language Programming By James and Jarrod Parkes Abstract At the University of Alabama in Huntsville, the Computer Science (CS) Department is facing a decreased student interest in their CS 308 assembly language course. As a result, this new course curriculum and annotated bibliography have been created to restore excitement into the program. Since today's students are seeking innovative applications for programming, this curriculum teaches the 6502 assembly language with a focus on the Nintendo Entertainment System (NES)--a vintage video game console. While linearly covering the required assembly language material, this curriculum incorporates interactive examples from classic NES titles such as Super Mario and The Legend of Zelda. With this curriculum, CS professors are also given the tools to guiding students through the development of their very own NES video games. By the end of the curriculum, professors will be fully equipped to teach the 6502 assembly language while providing students the rewarding experience of game development. Additionally, the annotated bibliography includes supplementary texts and online articles to help reinforce topics for professors and students. Source: Google Images ii Table of Contents Introduction to the Assembly Language Course....................................................... 1! What is an Assembly Language? .................................................................................. 1! How is this Course Structured?...................................................................................
  • TCG Guidance for Secure Update of Software and Firmware on Embedded Systems

    TCG Guidance for Secure Update of Software and Firmware on Embedded Systems

    R E TCG Guidance for Secure Update of Software and Firmware on F Embedded Systems E R Version 1.0 Revision 72 E February 10, 2020 N Contact: C [email protected] E Published TCG Guidance for Secure Update of Software and Firmware on Embedded Systems | Version 1.0 | Revision 72 | 2/10/2020 | Published © TCG 2020 TCG Guidance for Secure Update of Software and Firmware on Embedded Systems DISCLAIMERS, NOTICES, AND LICENSE TERMS THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, DOCUMENT OR SAMPLE. Without limitation, TCG disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document and to the implementation of this document, and TCG disclaims all liability for cost of procurement of substitute goods or services, lost profits, loss of use, loss of data or any incidental, consequential, direct, indirect, or special damages, whether under contract, tort, warranty or otherwise, arising in any way out of use or reliance upon this document or any information herein. This document is copyrighted by Trusted Computing Group (TCG), and no license, express or implied, is granted herein other than as follows: You may not copy or reproduce the document or distribute it to others without written permission from TCG, except that you may freely do so for the purposes of (a) examining or implementing TCG documents or (b) developing, testing, or promoting information technology standards and best practices, so long as you distribute the document with these disclaimers, notices, and license terms.