DOCSLIB.ORG

Fujitsu's Vision for High Performance Computing

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Fujitsu's Vision for High Performance Computing FujitsuFujitsu’’ss VisionVision forfor HighHigh PerformancePerformance ComputingComputing October 26, 2004 Yuji Oinaga Fujitsu Ltd. 1 CONTENTSCONTENTS HPC Policy and Concept Current HPC Platform HPC2500 IA-Cluster Major HPC customers Road Map Toward Peta-Scale Computing 2 FUJITSUFUJITSU HPCHPC PolicyPolicy ~ Developing & Providing Top Level Supercomputer ~ - High Computational Power - High Speed Interconnect - Reliability/Availability - Leading Edge Semiconductor Technology - Highly Reliable, HPC Featured Operating System & Middleware - Sophisticated Compilers and Development Tools 3 HistoryHistory ofof HPCHPC PlatformPlatform PRIMEPOWER HPC2500 VPP5000 Vector Parallel VPP300/700 IA32/IPF Cluster PRIMEPOWER VPP500 2000 Vector VP2000 AP3000 VP Series AP1000 F230-75APU Scalar 1980 1985 1990 1995 2000 2005 4 ConceptConcept ofof FujitsuFujitsu HPCHPC ProvideProvide thethe best/fastestbest/fastest platformplatform forfor eacheach applications.applications. -Scalar SMP : PRIMEPOWER, New Linux SMP -IA Cluster : PRIMERGY Cluster ProvideProvide thethe highhigh speedspeed interconnect.interconnect. -Crossbar : High Speed Optical Interconnect -Multi-Stage : Infiniband ProvideProvide HighHigh Operability/UsabilityOperability/Usability -Enhancement of Operability/Usability : Extended Partitioning, Dynamic Reconfiguration -Cluster Middleware : Total Cluster Control System ( Parallelnavi ) Shared Rapid File System ( SRFS ) 5 FujitsuFujitsu’’ss CurrentCurrent HPCHPC PlatformPlatform ~ Fujitsu is a leading edge company in HPC field ~ SPARC/Solaris Large PRIMEPOWER HPC2500 IPF/Linux Cluster 128 CPU PRIMERGY 2.08GHz ~RXI series 128 Node Cluster IA32/Linux Cluster 2/4WAY SMP PRIMERGY Memory:Max.32GB RX series SPARC/Solaris Thin Server Blade Server Simulation PRIMEPOWER Size Enterprise Model 1/2WAY 2WAYx10 Memory:Max.6GB Memory:Max.6GBx10 SPARC/Solaris, IA/Linux PRIMERGY RXI CPU:14 Memory:Max.32GB CPU:16128 Memory:Max.512GB PRIMEPOWER Midrange Model CPU:216 Memory:Max,64GB Small Low Reliability, Operability, Ease of Maintenance High 6 PRIMEPOWERPRIMEPOWER HPC2500:HPC2500: ConfigurationConfiguration High Speed Optical Interconnect [System] -# of Node : Max.128 4GB/s x4 128Nodes -# of Processor : Max.16,384 -System Performance : Max.136Tflops -Memory Capacity : Max. 64TB SMP Node SMP Node SMP Node SMP Node 8128CPUs 8128CPUs 8128CPUs 8128CPUs [Node] -CPU Performance: 8.32Gflops(2.08GHz) -# of Processor : Max.128 -Node Performance: Max.1064.96Gflops -Memory Capacity : Max. 512GB -High Speed Interconnect Crossbar Network for Uniform Mem. Access (within node) : 4GB/s x 2(in/out) x4 PCI BOX <DTU Board> <System Board> <System Board> CPU CPU CPU CPU D D D D Channel Channel CPU CPU CPU CPU T T T T memory memory CPU CPU CPU CPU U U U U Adapter Adapter CPU CPU CPU CPU System Board x16 to Channels to High Speed Optical Interconnect DTU : Data Transfer Unit to I/O Device System Board 7 PRIMEPOWERPRIMEPOWER HPC2500:HPC2500: InterconnectInterconnect ~ Parallel Optical data transfer technology for higher scalability and performance ~ Crossbar Architecture Connects up to 128 nodes(16384 CPUs) Realizes 4GB/s x4 data throughput for each node Allows hundreds of node cabinets to be placed freely with 100m optical cables PAROLI:PARallel Optical LInk High Speed Optical Interconnect 4GB/s x4 128CPU 128CPU 128CPU Node Node Node Max. 128Nodes 8 Parallelnavi : Cluster Middleware Single system image for Job execution / File access Solaris Solaris Solaris Solaris Job :: File Sharing by SRFS High-Speed Interconnect NQS Solaris Solaris Single system image Cache Cache Cache job execution by NQS batch system System User User System User User System User User Disk Disk Disk Disk Disk Disk Disk Disk Disk 9 SRFS(Shared Rapid File System) File Sharing in large cluster system High performance/Single system image file access Solaris Solaris Solaris application application application SRFS client SRFS client SRFS client High speed File Sharing Assure in large File consistency interconnect cluster system via parallel file access Cache Interconnect(striping) Fast I/O -DTU with large cache SRFS sever -InfiniBand - Gigabit Ethernet Fast Parallel I/O Fail over with Primecluster redundant GDS/GFS configuration 10 LanguageLanguage SystemSystem Programming Model on Cluster System [Hybrid Model] [Flat Model] Interconnect Interconnect Node0 Node1 Node0 Node1 Process Process T T T T T T T T P P P P P P P P CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU Inter Node: Parallel by Process Inter Node: Parallel by Process Intra Node: Parallel by Threads Intra Node: Parallel by Process P : ProcessT : Thread Inter-Process Communication Fujitsu Language System for Cluster Programming Model/ Inter-Node Intra-Node Process Parallel Method Data Parallel HPF, XPF (Fujitsu) OpenMP Hybrid Compiler Auto Model Message Passing MPI Parallelization Flat Data Parallel HPF, XPF (Fujitsu) Model Message Passing MPI 11 IAIA--Cluster:Cluster: ConfigurationConfiguration Compute Node System Configuration - FUJITSU PRIMERGY (1U) Control Node Xeon(~3.2GHz): 2CPU -PRIMERGY BX600 Max. 10 blades in a 7U chassis Compute Nodes Xeon(~3.2GHz): 2CPU - PRIMERGY RXI300/RXI600 Itanium2(1.5GHz): 2/4CPU Giga Ethernet SWITCH Compute Network Switch - InfiniBand (8Gbps x 2 ports) HCA Card: Fujitsu’s own development 133MHz, 64bit PCI-X bus Software Interconnect supported -OS : Linux - InfiniBand - Myrinet2000 (2+2Gbps) -Myrinet -Middleware: SCore/Beowulf - Gigabit Ethernet *SCore is PC Cluster Control System developed by PCCC(PC Cluster Consortium in Japan). 12 Performance Example: SRFS - SRFS performance on HPC2500 - - Write - (On User Site: JAXA) 4GB/s Local FS Measurement apl. Client SRFS High Speed Optical & & &SRFS & & !& Transfer block !! !! Interconnect "#" % ! !! !! ! &' & ' ! 4GB/sec. size !" 640MB - Read - SRFS Server 4GB/s (QFS) Local File System Local FS Stripe No. Stripe Width SRFS !"#! $ $ $ !" Achieved high performance (Over 3GB/s) with optical interconnect 13 JAXAJAXA :: LargeLarge SMPSMP SystemSystem 9.3 Tflops peak performance, 5.406Tflop/s with Linpack 56 compute nodes, 32 CPUs per node at 5.2Gflop/s per CPU Fujitsu PRIMEPOWER HPC2500 * 14 (18 in total) 3.6 TB of main memory 57 TB total disk space, 620 TB tape library Disk Compute nodes 57TB FC RAID 32way SMP56 XBar Network Tape library I/O node Service/Login nodes 620TB 128way SMP 64way SMP6 14 KyotoKyoto University:University: HPC2500HPC2500 SystemSystem Supercomputer PRIMEPOWER HPC2500 [Configuration] 9.185Tflops, Memory:5.75TB RAID [PRIMEPOWER HPC2500] ETERNUS6000 Model600 PRIMEPOWER PRIMEPOWER PRIMEPOWER - 128CPU/Node 11Cabinets HPC2500 HPC2500 HPC2500 8.0TB(RAID5) Compute Nodes - 64CPU/Node 1Cabinet I/O Node PRIMEPOWER HPC2500 PRIMEPOWER HPC2500(IO Node) [HPC2500 at Kyoto University] Tape Library PRIMEPOWER High Speed PRIMEPOWER HPC2500 Optical Interconnect HPC2500 Network Router PRIMEPOWER PRIMEPOWER HPC2500 HPC2500 PRIMEPOWER PRIMEPOWER PRIMEPOWER HPC2500 HPC2500 HPC2500 Pre-postPre-post operationoperation 15 RIKEN:RIKEN: IAIA--ClusterCluster SystemSystem IAIA ClusterCluster 11 512Node/1024CPU (CPU:Xeon 3.06GHz) Performance : 6.2Tflops User Interconnect: InfiniBand(8Gbps) Firewall/VPNFirewall/VPN Total:Total:1024Node/2048CPU 1024Node/2048CPU Gigabit Ethernet DeviceDevice TotalTotal PerformancePerformance ::12.5Tflops12.5Tflops Network 512Node/1024CPU HPSSHPSS SystemSystem 128Node/256CPU] x 4 System LargeLarge MemoryMemory SystemSystem Performance: 6.2Tflops ArchiveArchive SystemSystem Interconnect: Myrinet(2Gbps) 20TB : InfiniBand(8Gbps) FileFile ServerServer SAN (Storage Area Network) IAIA ClusterCluster 22 Front-endFront-end ServerServer 16 HardwareHardware RoadRoad MapMap SPARC /Solaris PRIMEPOWER 90nm Process PostPost--HPC2500HPC2500 Leading-Edge CPU HPC2500 SPARC64 V SPARC64 VI SPARC64 V 2.08GHz/$4MB UltraSPARC 1.3GHz/$2MB IPF(IA64) /Linux PRIMERGY NewNew LinuxLinux SMPSMP IPF System [2or4cpu] Montevale Montecito 2Core Itanium (R) 2 1.5GHz IA32/Linux PRIMERGY Perf-Blade EM64T Enhancement according to 2or4cpu/Node Intel’s Road Map Xeon 3.2GHz 2004 2005 2006 2007 CY 17 SoftwareSoftware RoadRoad MapMap SPARC /Solaris PRIMEPOWER PostPost--HPC2500HPC2500 HPC2500 ParallelnaviParallelnavi ParallelnaviParallelnavi ParallelnaviParallelnavi 2.62.6 Parallelnavi 2.52.5 Parallelnavi 2.42.4 2.32.3 IPF(IA64) /Linux PRIMERGY NewNew LinuxLinux SMPSMP IPF System [2or4cpu/Node] SCore/BeowulfSCore/Beowulf IA32/Linux PRIMERGY SRFS , Parallelnavi Perf-Blade 2or4cpu/Node Score/BeowulfScore/Beowulf 2004 2005 2006 2007 CY 18 FujitsuFujitsu’’ss HPCHPC SoftwareSoftware StructureStructure Fujitsu’s HPC Software Products Compiler/MPL Programming tool Math Library Fortran, C, C++ SSL II, C-SSL II Parallelnavi Language (Serial, OpenMP, Auto-Parallel) BLAS,LAPACK Workbench XPF, MPI ScaLAPack Job Management /HPC Environment Fast Network File System Cluster Management Parallelnavi* Blast Band SRFS Compute Grid Engine Data Grid Engine Systemwalker CyberGrip Interstage Shunsaku DataManager GRID Resource Control Sysytemwalker Resource Coordinator/Service Quality Coordinator OS Solaris OE/Linux * Parallelnavi also includes language product 19 IntegratedIntegrated HPCHPC EnvironmentEnvironment Support heterogeneous platform Single system image Integrated user interface Integrated file system Grid enable platform User Parallelnavi : System Management SRFS : Cluster File System High speed network Grid MW InfiniBand IA/Linux GigaEther
Load more

Recommended publications
  • Arm Arhitektura Napreduje – No Postoje Izazovi
    ARM ARHITEKTURA NAPREDUJE – NO POSTOJE IZAZOVI SAŽETAK Procesori ARM ISA arhitekture ne koriste se više "samo" za mobitele i tablete, nego i za serverska računala (pa i superračunala), te laptop / desktop računala. I Apple je kod Macintosh računala prešao sa Intel arhitekture na ARM arhitekturu. Veliki izazov kod tog prelaska bio je - kako omogućiti da se programski kod pisan za Intelovu ISA arhitekturu, izvršava na procesoru M1 koji ima ARM arhitekturu. Općenito, želja je da se programi pisani za jednu ISA arhitekturu mogu sa što manje napora izvršavati na računalima koja imaju drugačiju ISA arhitekturu. Problem je u tome što različite ISA arhitekture mogu imati dosta različite memorijske modele. ABSTRACT ARM ISA processors are no longer used "only" for mobile phones and tablets, but also for server computers (even supercomputers) and laptops / desktops. Apple has also switched from Intel to ARM on Macintosh computers. The big challenge in that transition was - how to enable program code written for Intel's ISA architecture to run on an M1 processor that has an ARM architecture. In general, the desire is that programs written for one ISA architecture can be executed with as little effort as possible on computers that have a different ISA architecture. The problem is that different ISA architectures can have quite different memory models. 1. UVOD Procesori ARM ISA arhitekture ne koriste se više "samo" za mobitele i tablete, nego i za serverska računala (pa i superračunala), te laptop/desktop računala. Koriste se i u industriji, u proizvodnim procesima, a i kao ugradbeni čipovi u ostale proizvode, npr. za ugradnju u IOT uređaje i u vozila (posebno autonomna vozila).
    [Show full text]
  • Installation and Upgrade General Checklist Report
    VeritasTM Services and Operations Readiness Tools Installation and Upgrade Checklist Report for InfoScale Storage 7.3.1, Solaris 11, SPARC Index Back to top Important Notes Components for InfoScale System requirements Product features Product documentation Patches for InfoScale Storage and Platform Platform configuration Host bus adapter (HBA) parameters and switch parameters Operations Manager Array Support Libraries (ASLs) Additional tasks to consider Important Notes Back to top Note: You have not selected the latest product version. Consider installing or upgrading to the latest version; otherwise, you may encounter issues that have already been fixed. To run a new report for the latest product version, select it from the Veritas product drop-down list. Array Support Libraries (ASLs) When installing Veritas products, please be aware that ASLs updates are not included in the patches update bundle. Please go to the Array Support Libraries (ASLs) to get the latest updates for your disk arrays. Components for InfoScale Back to top The InfoScale product you selected contains the following component(s). Dynamic Multi-Pathing Storage Foundation Storage Foundation Cluster File System Get more introduction of Veritas InfoScale. System requirements Back to top Required CPU number and memory: Required number of CPUs Required memory SF or SFHA N/A 2GB SFCFS or SFCFSHA 2 2GB 1 of 11 VeritasTM Services and Operations Readiness Tools Required disk space: Partitions Minimum space required Maximum space required Recommended space /opt 99 MB 1051 MB 134 MB /root 1 MB 30 MB 1 MB /usr 3 MB 237 MB 3 MB /var 1 MB 1 MB 1 MB Supported architectures: SPARC M5 series [1] SPARC M6 series [1] SPARC M7 series [1][2] SPARC S7 series [1] SPARC T3 series [1] SPARC T4 series [1] SPARC T5 series [1] SPARC T7 series [1][2] SPARC T8 series [1][2] SPARC64 X+ series [1] SPARC64 XII series [1] SPARC64-V series SPARC64-VI series SPARC64-VII/VII+ series SPARC64-X series [1] UltraSPARC II series UltraSPARC III series UltraSPARC IV series UltraSPARC T1 series [1] UltraSPARC T2/T2+ series [1] 1.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Microprocessor
    MICROPROCESSOR www.MPRonline.com THE REPORTINSIDER’S GUIDE TO MICROPROCESSOR HARDWARE FUJITSU’S SPARC64 V IS REAL DEAL Fujitsu’s design differs from HAL’s version; faster than US III By Kevin Krewell {10/21/02-01} At Microprocessor Forum 2002, Fujitsu stepped forward to carry the banner for the fastest SPARC processor, surpassing Sun’s fastest UltraSPARC III on clock frequency and SPEC performance. In fact, at 1.35GHz, the Fujitsu processor has the highest clock frequency of any 64-bit server processor now in production. This by a Fujitsu acquisition, HAL Computer. At Micro- clock-speed advantage—plus large on-chip processor Forum 1999, Mike Shebanow, then vice caches; a fast system-crossbar switch; and a four- president and CTO of the HAL Computer Divi- issue, out-of-order core—translates into good sion of Fujitsu, proposed a complex and very wide SPEC benchmark performance for Fujitsu’s superscalar version of the SPARC64 V processor, SPARC64 V processor. The SPARC64 V is an evo- with an instruction trace cache, superspeculation, lutionary step in Fujitsu’s SPARC processor line and split L2 cache (see MPR 11/15/99-01,“Hal instead of the more-radical approach proposed three Makes Sparcs Fly”). Mike’s innovative chip never made years ago by HAL Computer at Microprocessor Forum it to market, but the trace-cache idea became a mainstream 1999. This latest version of Fujitsu’s SPARC processor fam- processor feature, shipping in Intel’s Pentium 4 microarchi- ily, revealed by Fujitsu’s director of Development Depart- tecture. The Pentium 4 also paralleled another of Mike’s ment (Processor Development Division) Aiichiro Inoue, is based on an enhanced version of the previous SPARC64 GP processor core, with larger caches and advanced semicon- L1I$ Decode & FP (16) L1D$ L2$ 128KB I-buffer Issue (4) SP (10) 128KB 2MB ductor process technology.
    [Show full text]
  • Guía Sobre Tiflotecnología Y Tecnología De Apoyo Para Uso
    Guía sobre Tiflotecnología y Tecnología de Apoyo para uso educativo (Última actualización: febrero 2016) Guía sobre Tiflotecnología y Tecnología de Apoyo para uso educativo ÍNDICE INTRODUCCIÓN ..................................................................................................................................... 6 CONOCIMIENTOS BÁSICOS .................................................................................................................. 11 DEFINICIONES.................................................................................................................................... 11 HARDWARE ....................................................................................................................................... 14 SOFTWARE ........................................................................................................................................ 18 OTROS DISPOSITIVOS ........................................................................................................................ 19 SISTEMA OPERATIVO (VERSIONES) WINDOWS, OS X, IOS, ANDROID, WINDOWS MOBILE, LINUX ........ 22 WINDOWS ......................................................................................................................................... 23 OS X ................................................................................................................................................... 25 LINUX ...............................................................................................................................................
    [Show full text]
  • PAP Advanced Computer Architectures 1 ISA Development History
    Advanced Computer Architectures History and Future Czech Technical University in Prague, Faculty of Electrical Engineering Slides authors: Michal Štepanovský, update Pavel Píša B4M35PAP Advanced Computer Architectures 1 ISA development history 1936 Alan Turing: On computable numbers, with an application to 1939 Bombe: the Entscheidungsproblem designed to crack 1937: Howard Aiken: Concept of Enigma Automatic Sequence Controlled 1941 Konrad Zuse: Calculator – ASCC. Z3 – the world first 1945 John von Neumann: First functional Turing Draft of a Report on the EDVAC. complete computer, New idea: Stored-program program controlled computer. Previous computers 1944 Harvard Mark I required to physically modified to 1944 Colossus for given task. Remark: stored- 1946 ENIAC program idea appeared even 1947 Transistor earlier in 1943 year – ENIAC 1948 Manchester development: J. P. Eckert a J. Baby – the first stored- Mauchly program computer 1949 EDSAC – Computers of that era are single accumulator equipped by accumulator (one 1953 EDSAC, register) for arithmetic and logic Manchester Mark I, operations which is fixed IBM 700 series: single accumulator destination and one of source + index register operands. 2 B4M35PAP Advanced Computer Architectures 2 ISA development history 1954 John Backus: FORTRAN (FOrmula TRANslator) language There is a significant separation of the programming model from 1958: JohnMcCarthy: LSP (LISt implementation !!! Processing) language 1961 B5000: Computer designed and 1960 ALGOL (ALGOrithmic Language) optimized for ALGOL 60
    [Show full text]
  • Sparc64 V/Vi の高性能，高信頼技術
    2006 年 10 月 31 日 サイエンティフック・システム研究会 科学技術計算分科会 2006 年度会合資料 SPARC64 V/VI の高性能，高信頼技術 富士通株式会社 サーバシステム事業本部 井上 愛一郎 [email protected] [アブストラクト] 富士通は黎明期である 1950 年代からコンピュータハードウェアの開発に一貫して取り組んできた．この長い 開発の歴史の中で，富士通では信頼性を常にテーマとして掲げると同時に，最先端の高性能技術を開発して きた． これらの高性能と高信頼の技術を盛り込んだメインフレームの CPU をベースにして，2000 年から SPARC64 V の開発に着手して，これを 2003 年から出荷した． そして 2004 年には，これを 90nm の最先端半導体に焼き なおした二世代目の SPARC64 V＋を出荷し，高性能と高信頼によって大変好評を頂いている． また，これに続くプロセサとして，デュアルコア化，コアのエンハンス，フロントサイドバスを高スループットの Jupiter バスとするなど，マイクロアーキを刷新した SPARC64 VI の出荷が間近となっている．本稿では，ここに 至る開発の歴史を概観しながら，高性能と高信頼に関わる技術を紹介し，あわせて，将来に向けた方向性を示 していきたい． [キーワード] SPARC64，高性能，高信頼，デュアルコア，最先端半導体，開発の歴史 1. はじめに 半導体の集積度の低い時代において，１チップに CPU を収める要件は，マイクロプロセサ開発の大きな制 約であった．一方，同時代に，メインフレームやサーバ用の CPU 開発に求められた第一の要件は，高性能と信 頼性の追及である．この時代のマイクロプロセサとメインフレームの CPU とは，機能に大きな隔たりがあった． テクノロジの進歩でチップの集積度が上がるに伴い，徐々に，高性能化のための複雑な機能が，マイクロプ ロセサに実装されていった．やがてチップをまたぐ信号授受のコストが，性能のボトルネックになるに至り，全て のコンピュータの CPU は 1 チップで作られるようになった．そして，この１チップ化が，かつてのマイクロプロセサ を起源とする CPU と，メインフレームを起源とする CPU の競合状態を生んだ．その中で，多くの人が性能差以 外に，大きな意味を持たないかのように受け止めている．どの CPU も，本当に，違いがなくなってしまったのだ ろうか？ 半導体の集積度向上はなおも続き，チップあたりのトランジスタ数は CPU 1 個分を超過し，それが大容量キ ャッシュの内蔵に繋がった．現在は，複数 CPU を 1 チップに収め，さらにシステム機能も CPU チップに取り込む 流れにある．その一方で，向上した周波数や微細化は消費電力を増大させ，電力量削減と熱冷却が，現在の 1 大きな課題である．そのなかで，システムのありかたまでを含む検討，すなわち，従来どおり性能向上を追求し ていくのか，何によって高性能を実現していくのか，社会の重要なインフラに求められる要件を現在注目されて いる機能で満たしていけるのか，などに対する解が求められている．これから数年間はメインフレームやサー バ用の CPU にとっては，試練の連続であろうことは想像に難くない． 一旦世にでた製品は，開発当初は先進的で優れたものであっても，やがて寿命がくる．しかし，製品のなか にある技術は，注目の多寡があるものの，それは市場の要求や時代のテクノロジとの組み合わせなどに左右 されており，寿命という概念のあてはまらないものである．技術は，必然性との出会いで注目をあび，あるいは，
    [Show full text]
  • Domain Time II Configuration Settings Using the Utilities About Settings (.Reg) Files on This Page
    Domain Time II Domain Time II Documentation Version 5.2 These pages contain the documentation for the current version of Domain Time II (v 5.2). The information is current as of 1 Aug 2021. Note: the online version of this documentation is always current. Please refer to our website for up-to-date information. NOTE: For easier navigation, turn on Bookmarks (View -> Show/Hide -> Navigation Panes -> Bookmarks) Installing Domain Time II System Requirements Planning Recommended Configurations Public Time Servers Regulatory Compliance FINRA CAT NMS PLAN 21 CFR Part 11 EU MiFID II Upgrades 4.x to 5.x Considerations Setup Command-line Options Network Rollout Active Directory Policies DHCP Server Options Auto-Manage Windows Firewall Configuring the Domain Time II Components Domain Time II Server Domain Time II Client for Windows Domain Time II Client for Linux (DTLinux) Domain Time II Manager Domain Time II Monitor Service Domain Time II Update Server Domain Time II Other Managment Tools Domain Time II Audit Server Windows Time Agent Copyright © 1995-2021 Greyware Automation Products, Inc. All Rights Reserved All Trademarks mentioned are the properties of their respective owners. Domain Time II System Requirements Version 5.2 This page explains the recommended versions and basic system requirements for using Domain Time II. Recommended versions This table shows the recommended version for use on the indicated operating systems. Note: Older versions may be available for compatibility on the indicated platforms, however support and documentation are provided only for the current release version (v5.2). Many of the older versions will run on other operating systems than the ones shown here, however, the indicated version provides the best performance for the operating system listed.
    [Show full text]
  • Architektura Procesorů Ultrasparc
    Architektura procesorů UltraSPARC Pokročilé architektury počítačů Prosinec 2009 Pavel Juška, jus011 OBSAH 1. Architektura procesorů SPARC........................................................................................................3 1.1 Charakteristika...........................................................................................................................4 1.2 Historie.......................................................................................................................................4 1.3 Specifikace.................................................................................................................................6 1.4 Operační systémy.......................................................................................................................7 1.5 Superpočítače.............................................................................................................................7 2. Zdroje...............................................................................................................................................8 1. ARCHITEKTURA PROCESORŮ SPARC SPARC (Scalable Processor Architecture) je architektura procesorů založená na RISC instrukční sadě, kterou vyvinula firma Sun Microsystems a byla představena v roce 1986. SPARC je registrovaná ochranná známka společnosti SPARC International, Inc, což je organizace založená v roce 1989 na podporu architektury SPARC, která zároveň provádí testování v rámci dodržování standardů. Implementace původní 32-bitové
    [Show full text]
  • SPARC64 V Microprocessor Provides Foundation for PRIMEPOWER Performance and Reliability Leadership
    SPARC64 V Microprocessor Provides Foundation for PRIMEPOWER Performance and Reliability Leadership September 2002 A D.H. Brown Associates, Inc. White Paper Prepared for Fujitsu This document is copyrighted ã by D.H. Brown Associates, Inc. (DHBA) and is protected by U.S. and international copyright laws and conventions. This document may not be copied, reproduced, stored in a retrieval system, transmitted in any form, posted on a public or private website or bulletin board, or sublicensed to a third party without the written consent of DHBA. No copyright may be obscured or removed from the paper. D.H. Brown Associates, Inc. and DHBA are trademarks of D.H. Brown Associates, Inc. All trademarks and registered marks of products and companies referred to in this paper are protected. This document was developed on the basis of information and sources believed to be reliable. This document is to be used “as is.” DHBA makes no guarantees or representations regarding, and shall have no liability for the accuracy of, data, subject matter, quality, or timeliness of the content. The data contained in this document are subject to change. DHBA accepts no responsibility to inform the reader of changes in the data. In addition, DHBA may change its view of the products, services, and companies described in this document. DHBA accepts no responsibility for decisions made on the basis of information contained herein, nor from the reader’s attempts to duplicate performance results or other outcomes. Nor can the paper be used to predict future values or performance levels. This document may not be used to create an endorsement for products and services discussed in the paper or for other products and services offered by the vendors discussed.
    [Show full text]
  • SPARC64™ VI Extensions
    SPARC64™ VI Extensions Fujitsu Limited Release 1.3, 27 Mar. 2007 Fujitsu Limited 4-1-1 Kamikodanaka Nakahara-ku, Kawasaki, 211-8588 Japan Copyright© 2006 Fujitsu Limited, 4-1-1 Kamikodanaka, Nakahara-ku, Kawasaki, 211-8588, Japan. All rights reserved. This product and related documentation are protected by copyright and distributed under licenses restricting their use, copying, distribution, and decompilation. No part of this product or related documentation may be reproduced in any form by any means without prior written authorization of Fujitsu Limited and its licensors, if any. The product(s) described in this book may be protected by one or more U.S. patents, foreign patents, or pending applications. TRADEMARKS SPARC64™ is a registered trademark of SPARC International, Inc., licensed exclusively to Fujitsu Limited. UNIX is a registered trademark of The Open Group in the United States and other countries. Sun, Sun Microsystems, the Sun logo, Solaris, and all Solaris-related trademarks and logos are registered trademarks of Sun Microsystems, Inc. Fujitsu and the Fujitsu logo are trademarks of Fujitsu Limited. This publication is provided “as is” without warranty of any kind, either express or implied, including, but not limited to, the implied warranties of merchantability, fitness for a particular purpose, or noninfringement. This publication could include technical inaccuracies or typographical errors. changes are periodically added to the information herein; these changes will be incorporated in new editions of the publication. hal computer systems, inc. may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time. Contents 1.
    [Show full text]
  • PAP) Computer Microarchitecture Architect Architecture (‘50S-’80S Gates/Register-Transfer Level (RTL) (‘90S - ???) ) Circuits Reliability, Devices Power, … Physics
    Advanced Computer Architectures 01 Introduction Czech Technical University in Prague, Faculty of Electrical Engineering Slides authors: Michal Štepanovský, Pavel Píša Ver.2.00 Abstraction Layers in Modern Systems Application Algorithm Programming Language Parallel computing, Original Our Operating System/Virtual Machine security, … domain focus in of the Instruction Set Architecture (ISA) Domain of ACA recent computer (B4M35PAP) computer Microarchitecture architect architecture (‘50s-’80s Gates/Register-Transfer Level (RTL) (‘90s - ???) ) Circuits Reliability, Devices power, … Physics Reference: John Kubiatowicz: EECS 252 Graduate Computer Architecture, Lecture 1. University of California, Berkeley B4M35PAP Advanced Computer Architectures 2 Instruction Architecture and Their Implementation Software ISA Architecture Hardware Organization of HW • Two different processors can implement exactly the same ISA, but internal structure (micro-architecture) of these processors can vary significantly (different pipelines, etc.) • Organization – view from the top (memory subsystem, buses, control unit,…) • Hardware – view from the bottom (logic circuits, technology, …) B4M35PAP Advanced Computer Architectures 3 What is it? First Transistor First integrated circuit (IC) (Bell Labs) – Dec. 23, 1947 Jack Kilby's original IC (Texas Instruments) - 1958 B4M35PAP Advanced Computer Architectures 4 Technology constantly on the move! • Num of transistors not limiting factor • Currently billions transistors/chip • (Xilinx Versal VP1802 ~ 92⋅109) • Problems:
    [Show full text]