DOCSLIB.ORG

Armv8-A/-R Debugger

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Armv8-A/-R Debugger ARMv8-A/-R Debugger TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents ...................................................................................................................... ICD In-Circuit Debugger ................................................................................................................ Processor Architecture Manuals .............................................................................................. ARM/CORTEX/XSCALE ........................................................................................................... ARMv8-A/-R Debugger ......................................................................................................... 1 History ................................................................................................................................ 7 Warning .............................................................................................................................. 8 Introduction ....................................................................................................................... 9 Brief Overview of Documents for New Users 9 Demo and Start-up Scripts 10 Quick Start of the JTAG Debugger .................................................................................. 12 Configure Debugger for SoC Specific Reset Behavior 16 Troubleshooting ................................................................................................................ 30 Communication between Debugger and Processor cannot be established 30 FAQ ..................................................................................................................................... 31 Trace Extensions 31 Quick Start for Multicore Debugging ............................................................................... 32 SMP Debugging - Quick Start 33 1. How to Debug a System with Multiple Identical Cores 33 2. Set up the SMP Debug Scenario 34 3. Enter Debug Mode 35 4. Switch Debug View between Cores 35 5. Write a Start-up Script Summary 35 AMP Debugging - Quick Start 36 1. How to Debug a System with Multiple Heterogenous Cores 36 2. Starting the TRACE32 PowerView GUIs 36 3. Master-Slave Concept 37 4. Setting up the Multicore Environment 37 5. Synchronized Go / Step / Break 38 6. Write a Start-up Script Summary 38 ARM Specific Implementations ........................................................................................ 39 AArch Mode Support 39 ©1989-2021 Lauterbach GmbH ARMv8-A/-R Debugger 1 AArch64 and AArch32 Debugging 39 AArch64 and AArch32 Switching 40 TrustZone Technology 42 AArch64 Secure Model 42 AArch32 Secure Model 43 Debug Permission 43 Checking Debug Permission 43 Checking Secure State 44 Changing the Secure State from within TRACE32 44 AArch64 System Registers Access 45 AArch32 Coprocessor Registers Access 45 Accessing Cache and TLB Contents 45 Breakpoints and Vector Catch Register 45 Breakpoints and Secure Modes 45 big.LITTLE 46 Debugger Setup 46 Consequence for Debugging 47 Requirements for the Target Software 47 big.LITTLE MP 47 Breakpoints 48 Software Breakpoints 48 On-chip Breakpoints for Instructions 48 On-chip Breakpoints for Data 48 Example for Standard Breakpoints 49 Secure, Non-Secure, Hypervisor Breakpoints 50 Example for ETM Stopping Breakpoints 55 Access Classes 56 System Registers (AArch64 Mode) 64 Coprocessors (AArch32 Mode) 67 Accessing Memory at Run-time 71 Semihosting 75 AArch64 HLT Emulation Mode 76 AArch64 DCC Communication Mode (DCC = Debug Communication Channel) 77 AArch32 SVC (SWI) Emulation Mode 78 AArch32 DCC Communication Mode (DCC = Debug Communication Channel) 79 Virtual Terminal 81 Large Physical Address Extension (LPAE) 82 Consequence for Debugging 82 Virtualization Extension, Hypervisor 83 Consequence for Debugging 83 Debug Field 84 Run Mode 84 Run-time Measurements 85 ©1989-2021 Lauterbach GmbH ARMv8-A/-R Debugger 2 Trigger 85 ARM specific SYStem Commands ...................................................................................86 SYStem.CLOCK Inform debugger about core clock 86 SYStem.CONFIG.state Display target configuration 86 SYStem.CONFIG Configure debugger according to target topology 87 <parameters> describing the “DebugPort” 95 <parameters> describing the “JTAG” scan chain and signal behavior 100 <parameters> describing a system level TAP “Multitap” 104 <parameters> configuring a CoreSight Debug Access Port “DAP” 106 <parameters> describing debug and trace “Components” 110 <parameters> which are “Deprecated” 121 SYStem.CONFIG.EXTWDTDIS Disable external watchdog 125 SYStem.CONFIG GICD Generic Interrupt Controller Distributor (GIC) 127 SYStem.CONFIG GICR Generic Interrupt Controller Redistributor 130 SYStem.CONFIG GICC Generic Interrupt Controller physical CPU interface 131 SYStem.CONFIG GICH Generic Interrupt Controller virtual interface control 132 SYStem.CONFIG GICV Generic Interrupt Controller virtual CPU interface 133 SYStem.CONFIG SMMU Internal use 134 SYStem.CPU Select the used CPU 136 SYStem.JtagClock Define the frequency of the debug port 136 SYStem.LOCK Tristate the JTAG port 138 SYStem.MemAccess Run-time memory access 139 SYStem.Mode Establish the communication with the target 142 SYStem.Option Special setup 144 SYStem.Option Address32 Define address format display 144 SYStem.Option AHBHPROT Select AHB-AP HPROT bits 144 SYStem.Option AXI32 Use 32-bit atomic AXI accesses instead of 64-bit 145 SYStem.Option AXIACEEnable ACE enable flag of the AXI-AP 145 SYStem.Option AXICACHEFLAGS Select AXI-AP CACHE bits 145 SYStem.Option AXIHPROT Select AXI-AP HPROT bits 146 SYStem.Option BreakOS Allow break during OS-unlock 147 SYStem.Option CacheStatusCheck Check status bits during cache access 148 SYStem.Option CFLUSH FLUSH the cache before step/go 148 SYStem.Option CLTAPKEY Set key values for CLTAP operation 148 SYStem.Option CoreSightRESet Assert CPU reset via CTRL/STAT 148 SYStem.Option CTITimerStop Stop system timer when CPU stops 149 SYStem.Option DACRBYPASS Ignore DACR access permission settings 150 SYStem.Option DAPDBGPWRUPREQ Force debug power in DAP 150 SYStem.Option DAP2DBGPWRUPREQ Force debug power in DAP2 151 SYStem.Option DAPNOIRCHECK No DAP instruction register check 151 SYStem.Option DAPREMAP Rearrange DAP memory map 152 SYStem.Option DAPSYSPWRUPREQ Force system power in DAP 152 SYStem.Option DAP2SYSPWRUPREQ Force system power in DAP2 153 ©1989-2021 Lauterbach GmbH ARMv8-A/-R Debugger 3 SYStem.Option DBGSPR Use debugger view for SPR access 153 SYStem.Option DBGUNLOCK Unlock debug register via OSLAR 153 SYStem.Option DCacheMaintenance Data cache maintenance strategy 154 SYStem.Option DEBUGPORTOptions Options for debug port handling 154 SYStem.Option DIAG Activate more log messages 155 SYStem.Option DUALPORT Implicitly use run-time memory access 156 SYStem.Option DisMode Define disassembler mode 156 SYStem.Option EnReset Allow the debugger to drive nRESET (nSRST) 157 SYStem.Option eXclusiveMONitor Support for exclusive monitors 157 SYStem.Option HRCWOVerRide Enable override mechanism 157 SYStem.Option ICacheMaintenance I-Cache maintenance strategy 158 SYStem.Option IMASKASM Disable interrupts while single stepping 158 SYStem.Option IMASKHLL Disable interrupts while HLL single stepping 159 SYStem.Option INTDIS Disable all interrupts 159 SYStem.Option IntelSOC Slave core is part of Intel® SoC 159 SYStem.Option KEYCODE Define key code to unsecure processor 160 SYStem.Option MACHINESPACES Address extension for guest OSes 161 SYStem.Option MEMORYHPROT Select memory-AP HPROT bits 161 SYStem.Option MemStatusCheck Check status bits during memory access 162 SYStem.Option MMUPhysLogMemaccess Memory access preferences 162 SYStem.Option MMUSPACES Separate address spaces by space IDs 163 SYStem.Option MPUBYPASS Ignore MPU access permission settings 164 SYStem.Option NOMA Use alternative memory access 164 SYStem.Option NoPRCRReset Disable warm reset via PRCR 165 SYStem.Option OSUnlockCatch Use the 'OS Unlock Catch' debug event 165 SYStem.Option OVERLAY Enable overlay support 166 SYStem.Option PALLADIUM Extend debugger timeout 166 SYStem.Option PWRDWN Allow power-down mode 167 SYStem.Option PAN Overwrite CPSR.PAN setting 167 SYStem.Option PWRREQ Request core power 167 SYStem.Option ResBreak Halt the core after reset 168 SYStem.Option ResetDetection Choose method to detect a target reset 169 SYStem.RESetOut Assert nRESET/nSRST on JTAG connector 169 SYStem.Option RESetREGister Generic software reset 170 SYStem.Option RisingTDO Target outputs TDO on rising edge 170 SYStem.Option SLaVeSOFTRESet Allow soft reset of slave cores 171 SYStem.Option SMPMultipleCall Send start event to each SMP core 171 SYStem.Option SOFTLONG Use 32-bit access to set breakpoint 171 SYStem.Option SOFTQUAD Use 64-bit access to set breakpoint 171 SYStem.Option STEPSOFT Use software breakpoints for ASM stepping 172 SYStem.Option SOFTWORD Use 16-bit access to set breakpoint 172 SYStem.Option TURBO Disable cache maintenance during memory access 172 SYStem.state Display SYStem window 173 ©1989-2021 Lauterbach GmbH ARMv8-A/-R Debugger 4 SYStem.Option SYSPWRUPREQ Force system power 173 SYStem.Option TRST Allow debugger to drive TRST 174 SYStem.Option WaitDAPPWR Wait for DAP power after DAP power request 174 SYStem.Option WaitDBGREG Wait for core debug registers after reset 175 SYStem.Option WaitIDCODE IDCODE polling after deasserting reset 176 SYStem.Option WaitReset Wait with JTAG activities after deasserting reset 177 SYStem.Option ZoneSPACES Enable symbol management for ARM
Load more

Recommended publications
  • An Emerging Architecture in Smart Phones
    International Journal of Electronic Engineering and Computer Science Vol. 3, No. 2, 2018, pp. 29-38 http://www.aiscience.org/journal/ijeecs ARM Processor Architecture: An Emerging Architecture in Smart Phones Naseer Ahmad, Muhammad Waqas Boota * Department of Computer Science, Virtual University of Pakistan, Lahore, Pakistan Abstract ARM is a 32-bit RISC processor architecture. It is develop and licenses by British company ARM holdings. ARM holding does not manufacture and sell the CPU devices. ARM holding only licenses the processor architecture to interested parties. There are two main types of licences implementation licenses and architecture licenses. ARM processors have a unique combination of feature such as ARM core is very simple as compare to general purpose processors. ARM chip has several peripheral controller, a digital signal processor and ARM core. ARM processor consumes less power but provide the high performance. Now a day, ARM Cortex series is very popular in Smartphone devices. We will also see the important characteristics of cortex series. We discuss the ARM processor and system on a chip (SOC) which includes the Qualcomm, Snapdragon, nVidia Tegra, and Apple system on chips. In this paper, we discuss the features of ARM processor and Intel atom processor and see which processor is best. Finally, we will discuss the future of ARM processor in Smartphone devices. Keywords RISC, ISA, ARM Core, System on a Chip (SoC) Received: May 6, 2018 / Accepted: June 15, 2018 / Published online: July 26, 2018 @ 2018 The Authors. Published by American Institute of Science. This Open Access article is under the CC BY license.
    [Show full text]
  • Pwny Documentation Release 0.9.0
    pwny Documentation Release 0.9.0 Author Nov 19, 2017 Contents 1 pwny package 3 2 pwnypack package 5 2.1 asm – (Dis)assembler..........................................5 2.2 bytecode – Python bytecode manipulation..............................7 2.3 codec – Data transformation...................................... 11 2.4 elf – ELF file parsing.......................................... 16 2.5 flow – Communication......................................... 36 2.6 fmtstring – Format strings...................................... 41 2.7 marshal – Python marshal loader................................... 42 2.8 oracle – Padding oracle attacks.................................... 43 2.9 packing – Data (un)packing...................................... 44 2.10 php – PHP related functions....................................... 46 2.11 pickle – Pickle tools.......................................... 47 2.12 py_internals – Python internals.................................. 49 2.13 rop – ROP gadgets........................................... 50 2.14 shellcode – Shellcode generator................................... 50 2.15 target – Target definition....................................... 79 2.16 util – Utility functions......................................... 80 3 Indices and tables 83 Python Module Index 85 i ii pwny Documentation, Release 0.9.0 pwnypack is the official CTF toolkit of Certified Edible Dinosaurs. It aims to provide a set of command line utilities and a python library that are useful when playing hacking CTFs. The core functionality of pwnypack
    [Show full text]
  • Protecting Million-User Ios Apps with Obfuscation: Motivations, Pitfalls, and Experience
    Protecting Million-User iOS Apps with Obfuscation: Motivations, Pitfalls, and Experience Pei Wang∗ Dinghao Wu Zhaofeng Chen Tao Wei [email protected] [email protected] [email protected] [email protected] The Pennsylvania State The Pennsylvania State Baidu X-Lab Baidu X-Lab University University ABSTRACT ACM Reference Format: In recent years, mobile apps have become the infrastructure of many Pei Wang, Dinghao Wu, Zhaofeng Chen, and Tao Wei. 2018. Protecting popular Internet services. It is now fairly common that a mobile app Million-User iOS Apps with Obfuscation: Motivations, Pitfalls, and Experi- ence. In ICSE-SEIP ’18: 40th International Conference on Software Engineering: serves a large number of users across the globe. Different from web- Software Engineering in Practice Track, May 27–June 3, 2018, Gothenburg, based services whose important program logic is mostly placed on Sweden. ACM, New York, NY, USA, 10 pages. https://doi.org/10.1145/3183519. remote servers, many mobile apps require complicated client-side 3183524 code to perform tasks that are critical to the businesses. The code of mobile apps can be easily accessed by any party after the software is installed on a rooted or jailbroken device. By examining the code, skilled reverse engineers can learn various knowledge about the 1 INTRODUCTION design and implementation of an app. Real-world cases have shown During the last decade, mobile devices and apps have become the that the disclosed critical information allows malicious parties to foundations of many million-dollar businesses operated globally. abuse or exploit the app-provided services for unrightful profits, However, the prosperity has drawn many malevolent attempts to leading to significant financial losses for app vendors.
    [Show full text]
  • Using Arm Scalable Vector Extension to Optimize OPEN MPI
    Using Arm Scalable Vector Extension to Optimize OPEN MPI Dong Zhong1,2, Pavel Shamis4, Qinglei Cao1,2, George Bosilca1,2, Shinji Sumimoto3, Kenichi Miura3, and Jack Dongarra1,2 1Innovative Computing Laboratory, The University of Tennessee, US 2fdzhong, [email protected], fbosilca, [email protected] 3Fujitsu Ltd, fsumimoto.shinji, [email protected] 4Arm, [email protected] Abstract— As the scale of high-performance computing (HPC) with extension instruction sets. systems continues to grow, increasing levels of parallelism must SVE is a vector extension for AArch64 execution mode be implored to achieve optimal performance. Recently, the for the A64 instruction set of the Armv8 architecture [4], [5]. processors support wide vector extensions, vectorization becomes much more important to exploit the potential peak performance Unlike other SIMD architectures, SVE does not define the size of target architecture. Novel processor architectures, such as of the vector registers, instead it provides a range of different the Armv8-A architecture, introduce Scalable Vector Extension values which permit vector code to adapt automatically to the (SVE) - an optional separate architectural extension with a new current vector length at runtime with the feature of Vector set of A64 instruction encodings, which enables even greater Length Agnostic (VLA) programming [6], [7]. Vector length parallelisms. In this paper, we analyze the usage and performance of the constrains in the range from a minimum of 128 bits up to a SVE instructions in Arm SVE vector Instruction Set Architec- maximum of 2048 bits in increments of 128 bits. ture (ISA); and utilize those instructions to improve the memcpy SVE not only takes advantage of using long vectors but also and various local reduction operations.
    [Show full text]
  • Anatomy of Cross-Compilation Toolchains
    Embedded Linux Conference Europe 2016 Anatomy of cross-compilation toolchains Thomas Petazzoni free electrons [email protected] Artwork and Photography by Jason Freeny free electrons - Embedded Linux, kernel, drivers - Development, consulting, training and support. http://free-electrons.com 1/1 Thomas Petazzoni I CTO and Embedded Linux engineer at Free Electrons I Embedded Linux specialists. I Development, consulting and training. I http://free-electrons.com I Contributions I Kernel support for the Marvell Armada ARM SoCs from Marvell I Major contributor to Buildroot, an open-source, simple and fast embedded Linux build system I Living in Toulouse, south west of France Drawing from Frank Tizzoni, at Kernel Recipes 2016 free electrons - Embedded Linux, kernel, drivers - Development, consulting, training and support. http://free-electrons.com 2/1 Disclaimer I I am not a toolchain developer. Not pretending to know everything about toolchains. I Experience gained from building simple toolchains in the context of Buildroot I Purpose of the talk is to give an introduction, not in-depth information. I Focused on simple gcc-based toolchains, and for a number of examples, on ARM specific details. I Will not cover advanced use cases, such as LTO, GRAPHITE optimizations, etc. I Will not cover LLVM free electrons - Embedded Linux, kernel, drivers - Development, consulting, training and support. http://free-electrons.com 3/1 What is a cross-compiling toolchain? I A set of tools that allows to build source code into binary code for
    [Show full text]
  • Cross-Compiling Linux Kernels on X86 64: a Tutorial on How to Get Started
    Cross-compiling Linux Kernels on x86_64: A tutorial on How to Get Started Shuah Khan Senior Linux Kernel Developer – Open Source Group Samsung Research America (Silicon Valley) [email protected] Agenda ● Cross-compile value proposition ● Preparing the system for cross-compiler installation ● Cross-compiler installation steps ● Demo – install arm and arm64 ● Compiling on architectures ● Demo – compile arm and arm64 ● Automating cross-compile testing ● Upstream cross-compile testing activity ● References and Package repositories ● Q&A Cross-compile value proposition ● 30+ architectures supported (several sub-archs) ● Native compile testing requires wide range of test systems – not practical ● Ability to cross-compile non-natively on an widely available architecture helps detect compile errors ● Coupled with emulation environments (e.g: qemu) testing on non-native architectures becomes easier ● Setting up cross-compile environment is the first and necessary step arch/ alpha frv arc microblaze h8300 s390 um arm mips hexagon score x86_64 arm64 mn10300 unicore32 ia64 sh xtensa avr32 openrisc x86 m32r sparc blackfin parisc m68k tile c6x powerpc metag cris Cross-compiler packages ● Ubuntu arm packages (12.10 or later) – gcc-arm-linux-gnueabi – gcc-arm-linux-gnueabihf ● Ubuntu arm64 packages (13.04 or later) – use arm64 repo for older Ubuntu releases. – gcc-4.7-aarch64-linux-gnu ● Ubuntu keeps adding support for compilers. Search Ubuntu repository for packages. Cross-compiler packages ● Embedded Debian Project is a good resource for alpha, mips,
    [Show full text]
  • Hardware-Assisted Rootkits: Abusing Performance Counters on the ARM and X86 Architectures
    Hardware-Assisted Rootkits: Abusing Performance Counters on the ARM and x86 Architectures Matt Spisak Endgame, Inc. [email protected] Abstract the OS. With KPP in place, attackers are often forced to move malicious code to less privileged user-mode, to ele- In this paper, a novel hardware-assisted rootkit is intro- vate privileges enabling a hypervisor or TrustZone based duced, which leverages the performance monitoring unit rootkit, or to become more creative in their approach to (PMU) of a CPU. By configuring hardware performance achieving a kernel mode rootkit. counters to count specific architectural events, this re- Early advances in rootkit design focused on low-level search effort proves it is possible to transparently trap hooks to system calls and interrupts within the kernel. system calls and other interrupts driven entirely by the With the introduction of hardware virtualization exten- PMU. This offers an attacker the opportunity to redirect sions, hypervisor based rootkits became a popular area control flow to malicious code without requiring modifi- of study allowing malicious code to run underneath a cations to a kernel image. guest operating system [4, 5]. Another class of OS ag- The approach is demonstrated as a kernel-mode nostic rootkits also emerged that run in System Manage- rootkit on both the ARM and Intel x86-64 architectures ment Mode (SMM) on x86 [6] or within ARM Trust- that is capable of intercepting system calls while evad- Zone [7]. The latter two categories, which leverage vir- ing current kernel patch protection implementations such tualization extensions, SMM on x86, and security exten- as PatchGuard.
    [Show full text]
  • The Arms Race to Trustzone
    The ARMs race to TrustZone Jonathan Levin http://Technologeeks.com (C) 2016 Jonathan Levin & Technologeeks.com - Share freely, but please cite source! `whoami` • Jonathan Levin, CTO of technologeeks[.com] – Group of experts doing consulting/training on all things internal • Author of a growing family of books: – Mac OS X/iOS Internals – Android Internals (http://NewAndroidbook.com ) – *OS Internals (http://NewOSXBook.com ) (C) 2016 Jonathan Levin – Share freely, but please cite source! For more details – Technologeeks.com Plan • TrustZone – Recap of ARMv7 and ARMv8 architecture • iOS Implementation – Apple’s “WatchTower” (Kernel Patch Protector) implementation • Android Implementations – Samsung, Qualcomm, Others (C) 2016 Jonathan Levin & Technologeeks.com - Share freely, but please cite source! TrustZone & ELx (C) 2016 Jonathan Levin & Technologeeks.com - Share freely, but please cite source! TrustZone • Hardware support for a trusted execution environment • Provides a separate “secure world” 安全世界 – Self-contained operating system – Isolated from “non-secure world” • In AArch64, integrates well with Exception Levels (例外層級) – EL3 only exists in the secure world – EL2 (hypervisor) not applicable in secure world. • De facto standard for security enforcement in mobile world (C) 2016 Jonathan Levin & Technologeeks.com - Share freely, but please cite source! TrustZone Regular User mode TrustZone (Untrusted) User mode, root (Untrusted, Privileged) Kernel mode (Trusted, Privileged) Hardware (C) 2016 Jonathan Levin & Technologeeks.com - Share freely, but please cite source! Trust Zone Architecture (Aarch32) 非安全世界 安全世界 Source: ARM documentation (C) 2016 Jonathan Levin & Technologeeks.com - Share freely, but please cite source! Android uses of TrustZone • Cryptographic hardware backing (keystore, gatekeeper) – Key generation, storage and validation are all in secure world – Non secure world only gets “tokens” – Public keys accessible in non-secure world – Secret unlocking (e.g.
    [Show full text]
  • ARM Debugger
    ARM Debugger TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents ...................................................................................................................... ICD In-Circuit Debugger ................................................................................................................ Processor Architecture Manuals .............................................................................................. ARM/CORTEX/XSCALE ........................................................................................................... ARM Debugger ..................................................................................................................... 1 History ................................................................................................................................ 7 Warning .............................................................................................................................. 8 Introduction ....................................................................................................................... 9 Brief Overview of Documents for New Users 9 Demo and Start-up Scripts 10 Quick Start of the JTAG Debugger .................................................................................. 12 FAQ ..................................................................................................................................... 13 Troubleshooting ...............................................................................................................
    [Show full text]
  • 2021-01-20-Netbsd-Raspi-Earmv6hf.Img (Re: Raspber
    大阪 NetBSD 2021 Announcing NetBSD 9.1 (Oct 18, 2020) http://www.netbsd.org/releases/formal-9/NetBSD-9.... Announcing NetBSD 9.1 (Oct 18, 2020) Introduction The NetBSD Project is pleased to announce NetBSD 9.1, the first update of the NetBSD 9 release branch. It represents a selected subset of fixes deemed important for security or stability reasons, as well as new features $11,824 raised of $50,000 goal and enhancements. Here are some highlights of this new release. Home Recent changes Highlights NetBSD blog Parallelized disk encryption with cgd(4). Presentations Added the C.UTF-8 locale. About Added support for Xen 4.13. Various reliability fixes and improvements for ZFS. Added support for ZFS on dk(4) wedges on ld(4). Developers NVMM hypervisor updated, bringing improved emulation, performance, and stability. Gallery Additional settings for the NPF firewall, updated documentation, and various npfctl(8) usability Ports improvements. X11 improvements, default window manager switched to ctwm(1), enabled sixel support in xterm(1), fixes Packages for older Intel chipsets Documentation Stability improvements for LFS, the BSD log-structured filesystem. Added support for using USB security keys in raw mode, usable in Firefox and other applications. FAQ & HOWTOs Added support for more hardware RNGs in the entropy subsystem, including those in Allwinner and The Guide Rockchip SoCs. Manual pages Various audio system fixes, resolving NetBSD 7 and OSSv4 compatibility edge-cases, among other issues. Added aq(4), a driver for Aquantia 10 gigabit ethernet adapters. Wiki Added uxrcom(4), a driver for Exar single and multi-port USB serial adapters.
    [Show full text]
  • A Tour of the ARM Architecture and Its Linux Support
    Linux Conf Australia 2017 A tour of the ARM architecture and its Linux support Thomas Petazzoni Bootlin [email protected] - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 1/1 I Since 2012: Linux kernel contributor, adding support for Marvell ARM processors I Core contributor to the Buildroot project, an embedded Linux build system I From Toulouse, France Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors, ARM SoC support, kernel maintainers embedded Linux and kernel engineering - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 I Core contributor to the Buildroot project, an embedded Linux build system I From Toulouse, France Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors, ARM SoC support, kernel maintainers I Since 2012: Linux kernel contributor, adding support for Marvell ARM processors - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 I From Toulouse, France Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors,
    [Show full text]
  • Always Be Cross-Compiling
    Always be Cross-compiling Matthew Bauer, John Ericson October 9, 2019 Always be cross compiling Who needs cross-compilation? I Used to create executables for a system different than we are currently on I While native compilation is usually easier and better supported, we need cross-compilation for: I embedded systems, no Nix I windows, no Nix (yet) I new operating systems I architectures where we haven’t made bootstrap tools History I Nixpkgs has had cross-compilation support for a while. I But, it was considered separate from native compilation, requiring special crossAttrs args. I Recent efforts make cross-compilation less exceptional, allowing us to reuse native infrastructure. This reduces duplication between package expressions. What is a system string? I Two ways to specify target systems exist. Both are supported in Nixpkgs through crossSystem and localSystem mechanisms. I A system string is meant to specify some group of computers by architecture, operating system, or ABI. Nix system tuple (system) I Format: <arch>-<os> I Examples: I x86_64-linux I x86_64-darwin I aarch64-linux I i686-windows I arm-none I Nix internally doesn’t care about libc or vendor. LLVM triple, also know as GNU config (config) I Format: <arch>-<vendor>-<os>-<libc> I Examples: I x86_64-unknown-linux-gnu I x86_64-apple-darwin I aarch64-unknown-linux-musl I i686-pc-mingw32 I arm-none-eabi I Actually has up to 4 parts, making it a quadruple not a triple. libc is optional on systems where there is only one standard Libc. History I Original GNU config just had 3 parts.
    [Show full text]