DOCSLIB.ORG

A Tour of the ARM Architecture and Its Linux Support

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
A Tour of the ARM Architecture and Its Linux Support Linux Conf Australia 2017 A tour of the ARM architecture and its Linux support Thomas Petazzoni Bootlin [email protected] - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 1/1 I Since 2012: Linux kernel contributor, adding support for Marvell ARM processors I Core contributor to the Buildroot project, an embedded Linux build system I From Toulouse, France Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors, ARM SoC support, kernel maintainers embedded Linux and kernel engineering - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 I Core contributor to the Buildroot project, an embedded Linux build system I From Toulouse, France Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors, ARM SoC support, kernel maintainers I Since 2012: Linux kernel contributor, adding support for Marvell ARM processors - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 I From Toulouse, France Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors, ARM SoC support, kernel maintainers I Since 2012: Linux kernel contributor, adding support for Marvell ARM processors I Core contributor to the Buildroot project, an embedded Linux build system - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 Thomas Petazzoni I Thomas Petazzoni I CTO and Embedded Linux engineer at Bootlin I Embedded Linux expertise I Development, consulting and training I Strong open-source focus I Linux kernel contributors, ARM SoC support, kernel maintainers I Since 2012: Linux kernel contributor, adding support for Marvell ARM processors I Core contributor to the Buildroot project, an embedded Linux build system I From Toulouse, France - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 2/1 I Goal I ARM is significantly different from x86 I More and more Linux developers coming from x86 doing ARM development I Number of misunderstandings I Agenda I ARM: from the architecture to the board I Software level: bootloader and Linux kernel support Goal and agenda I ARM is everywhere: in your phone, your TV, your router, your set-top box, your IoT devices, etc. - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/1 I Agenda I ARM: from the architecture to the board I Software level: bootloader and Linux kernel support Goal and agenda I ARM is everywhere: in your phone, your TV, your router, your set-top box, your IoT devices, etc. I Goal I ARM is significantly different from x86 I More and more Linux developers coming from x86 doing ARM development I Number of misunderstandings - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/1 Goal and agenda I ARM is everywhere: in your phone, your TV, your router, your set-top box, your IoT devices, etc. I Goal I ARM is significantly different from x86 I More and more Linux developers coming from x86 doing ARM development I Number of misunderstandings I Agenda I ARM: from the architecture to the board I Software level: bootloader and Linux kernel support - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 3/1 ARM: architecture specification I ARM Holdings plc writes the specification of the ARM architecture I Instruction-set, including multimedia/DSP oriented instructions I MMU I Interrupt and exception handling I Caches I Virtualization I etc. I Over time, improvements of the architecture, with numerous versions: ARMv4, ARMv5, ARMv6, ARMv7, ARMv8 I Takes the form of voluminous documentation, named ARM ARM, i.e ARM Architecture Reference Manual - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 4/1 ARM cores: an actual implementation I ARM Holdings plc then creates IP cores that implement the specification I IP core = implementation in VHDL or Verilog of a block of hardware logic I Examples: I ARM926 = implementation of ARMv5 I ARM1176 = implementation of ARMv6 I Cortex-A15 = implementation of ARMv7-A I Cortex-A53 = implementation of ARMv8-A I Multiple possible implementations for the same architecture specification I Example: all of Cortex-A5,7,8,9,12,15 implement the same ARMv7-A architecture (with some additions in some cases) I Cortex-A5 is a low-power lower-performance implementation, Cortex-A15 is a very high-performance and more power hungry implementation. I Difference in internal implementation: depth of the pipeline, out-of-order execution, size of caches, etc. I This is NOT hardware: ARM does not sell silicon - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 5/1 ARM System-on-Chip I System-on-chip: integrated circuit that integrates all components of a computer system I CPU, but also peripherals: Ethernet, USB, UART, SPI, I2C, GPU, display, audio, etc. I Integrated in a single chip: easier to use, more cost effective I SoC vendors I Buy an ARM core from ARM I Integrate other IP blocks, either designed internally, or purchased from other vendors I Create and sell silicon I Large spectrum of SoCs available, addressing very different markets: automotive, mobile, industrial, low-power, set-top box, etc. - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 6/1 SoC example: Freescale i.MX6 block diagram - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 7/1 ARM hardware platform I Even though an SoC is a full system on a chip, it is generally not self-sufficient I RAM, NAND flash or eMMC, power circuitry I Display panel and touchscreen I WiFi and Bluetooth chip I Ethernet PHY I HDMI transceiver I CAN transceiver I Connectors I SoC connected to a wide variety of peripherals, through various busses I Laid out on a PCB, with components soldered on it. - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 8/1 ARM: from the architecture to the board - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 9/1 I C.H.I.P I SoC: Allwinner R8 I ARM core: Cortex-A8 (single) I ARM architecture: ARMv7-A I RaspberryPi 2 I ESPRESSOBin I SoC: Broadcom 2836 I SoC: Marvell Armada 3700 I ARM core: Cortex-A7 (quad) I ARM core: Cortex-A53 (dual) I ARM architecture: ARMv7-A I ARM architecture: ARMv8-A Examples of ARM boards I RaspberryPi 1 I SoC: Broadcom 2835 I ARM core: ARM1176JZF (single) I ARM architecture: ARMv6 - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 10/1 I C.H.I.P I SoC: Allwinner R8 I ARM core: Cortex-A8 (single) I ARM architecture: ARMv7-A I ESPRESSOBin I SoC: Marvell Armada 3700 I ARM core: Cortex-A53 (dual) I ARM architecture: ARMv8-A Examples of ARM boards I RaspberryPi 1 I SoC: Broadcom 2835 I ARM core: ARM1176JZF (single) I ARM architecture: ARMv6 I RaspberryPi 2 I SoC: Broadcom 2836 I ARM core: Cortex-A7 (quad) I ARM architecture: ARMv7-A - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 10/1 I ESPRESSOBin I SoC: Marvell Armada 3700 I ARM core: Cortex-A53 (dual) I ARM architecture: ARMv8-A Examples of ARM boards I RaspberryPi 1 I C.H.I.P I SoC: Broadcom 2835 I SoC: Allwinner R8 I ARM core: ARM1176JZF (single) I ARM core: Cortex-A8 (single) I ARM architecture: ARMv6 I ARM architecture: ARMv7-A I RaspberryPi 2 I SoC: Broadcom 2836 I ARM core: Cortex-A7 (quad) I ARM architecture: ARMv7-A - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 10/1 Examples of ARM boards I RaspberryPi 1 I C.H.I.P I SoC: Broadcom 2835 I SoC: Allwinner R8 I ARM core: ARM1176JZF (single) I ARM core: Cortex-A8 (single) I ARM architecture: ARMv6 I ARM architecture: ARMv7-A I RaspberryPi 2 I ESPRESSOBin I SoC: Broadcom 2836 I SoC: Marvell Armada 3700 I ARM core: Cortex-A7 (quad) I ARM core: Cortex-A53 (dual) I ARM architecture: ARMv7-A I ARM architecture: ARMv8-A - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 10/1 I Three “levels” of hardware, three “levels” of software support 1. The ARM core 2. The SoC 3. The board I All three levels are needed to support a given hardware platform. I Also supporting a platform with just the serial port and Ethernet is very different from fully supporting a platform (graphics, audio, power management, etc.). Software support for hardware layers I Asking “does Linux support ARM?” doesn’t make a lot of sense - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 11/1 I All three levels are needed to support a given hardware platform. I Also supporting a platform with just the serial port and Ethernet is very different from fully supporting a platform (graphics, audio, power management, etc.). Software support for hardware layers I Asking “does Linux support ARM?” doesn’t make a lot of sense I Three “levels” of hardware, three “levels” of software support 1. The ARM core 2. The SoC 3. The board - Kernel, drivers and embedded Linux - Development, consulting, training and support - https://bootlin.com 11/1 Software support for hardware layers I Asking “does Linux support ARM?” doesn’t make a lot of sense I Three “levels” of hardware, three “levels” of software support 1.
Load more

Recommended publications
  • An Emerging Architecture in Smart Phones
    International Journal of Electronic Engineering and Computer Science Vol. 3, No. 2, 2018, pp. 29-38 http://www.aiscience.org/journal/ijeecs ARM Processor Architecture: An Emerging Architecture in Smart Phones Naseer Ahmad, Muhammad Waqas Boota * Department of Computer Science, Virtual University of Pakistan, Lahore, Pakistan Abstract ARM is a 32-bit RISC processor architecture. It is develop and licenses by British company ARM holdings. ARM holding does not manufacture and sell the CPU devices. ARM holding only licenses the processor architecture to interested parties. There are two main types of licences implementation licenses and architecture licenses. ARM processors have a unique combination of feature such as ARM core is very simple as compare to general purpose processors. ARM chip has several peripheral controller, a digital signal processor and ARM core. ARM processor consumes less power but provide the high performance. Now a day, ARM Cortex series is very popular in Smartphone devices. We will also see the important characteristics of cortex series. We discuss the ARM processor and system on a chip (SOC) which includes the Qualcomm, Snapdragon, nVidia Tegra, and Apple system on chips. In this paper, we discuss the features of ARM processor and Intel atom processor and see which processor is best. Finally, we will discuss the future of ARM processor in Smartphone devices. Keywords RISC, ISA, ARM Core, System on a Chip (SoC) Received: May 6, 2018 / Accepted: June 15, 2018 / Published online: July 26, 2018 @ 2018 The Authors. Published by American Institute of Science. This Open Access article is under the CC BY license.
    [Show full text]
  • ARM Architecture
    ARM Architecture Comppgzuter Organization and Assembly ygg Languages Yung-Yu Chuang with slides by Peng-Sheng Chen, Ville Pietikainen ARM history • 1983 developed by Acorn computers – To replace 6502 in BBC computers – 4-man VLSI design team – Its simp lic ity comes from the inexper ience team – Match the needs for generalized SoC for reasonable power, performance and die size – The first commercial RISC implemenation • 1990 ARM (Advanced RISC Mac hine ), owned by Acorn, Apple and VLSI ARM Ltd Design and license ARM core design but not fabricate Why ARM? • One of the most licensed and thus widespread processor cores in the world – Used in PDA, cell phones, multimedia players, handheld game console, digital TV and cameras – ARM7: GBA, iPod – ARM9: NDS, PSP, Sony Ericsson, BenQ – ARM11: Apple iPhone, Nokia N93, N800 – 90% of 32-bit embedded RISC processors till 2009 • Used especially in portable devices due to its low power consumption and reasonable performance ARM powered products ARM processors • A simple but powerful design • A whlhole filfamily of didesigns shiharing siilimilar didesign principles and a common instruction set Naming ARM •ARMxyzTDMIEJFS – x: series – y: MMU – z: cache – T: Thumb – D: debugger – M: Multiplier – I: EmbeddedICE (built-in debugger hardware) – E: Enhanced instruction – J: Jazell e (JVM) – F: Floating-point – S: SthiiblSynthesizible version (source code version for EDA tools) Popular ARM architectures •ARM7TDMI – 3 pipe line stages (ft(fetc h/deco de /execu te ) – High code density/low power consumption – One of the most used ARM-version (for low-end systems) – All ARM cores after ARM7TDMI include TDMI even if they do not include TDMI in their labels • ARM9TDMI – Compatible with ARM7 – 5 stages (fe tc h/deco de /execu te /memory /wr ite ) – Separate instruction and data cache •ARM11 ARM family comparison year 1995 1997 1999 2003 ARM is a RISC • RISC: simple but powerful instructions that execute within a single cycle at high clock speed.
    [Show full text]
  • Realtime Capabilities of Low-End Powerpc and ARM Boards for Embedded Systems
    Realtime capabilities of low-end PowerPC and ARM boards for embedded systems Alexander Bauer PHYTEC Messtechnik Gmbh Robert-Koch-Str.39, 55129 Mainz, Germany [email protected] Abstract With the stepwise integration of the Realtime Preemption Patches (RT-Preempt) into the Mainline Linux kernel and their support for architectures other than Intel and AMD, there are now a number of choices which board to use for a particular embedded realtime project running Mainline Linux. In order to select the appropriate processor and clock frequency, it would be desirable to have some generally applicable ranges of worst-case latencies that can be obtained using the various processor types and conditions. We, therefore, determined the internal worst-case latency of PowerPC and ARM boards running Linux 2.6.20 and above patched with RT-Preempt. The PowerPC-board (Phytec phyCORE-MPC5200B) was running at 266 and 400 MHz, the ARM board (Phytec phyCORE-PXA270) was running at 266 and 520 MHz. This article will provide the details of the various measurement set-ups, present the results and discuss them with respect to the design differences between PowerPC and ARM. 1 Introduction This paper presents the results of the latency tests and discusses the results with respect of the different In the embedded market there is a wide range of processor designs. processors to choose from. A processor is typically selected for a customer design because of it features, e.g. video interface and peripherals, and the clock 2 Latency Tests frequency. With the growing importance of Linux and especially realtime Linux for customer designs For the latency tests based on MPC5200 we used in the embedded market, it is also essential to choose the PHYTEC phyCORE MPC5200 board with 400 the right processor that will cope with the realtime MHz as a reference platform.
    [Show full text]
  • NVIDIA Tegra 4 Family CPU Architecture 4-PLUS-1 Quad Core
    Whitepaper NVIDIA Tegra 4 Family CPU Architecture 4-PLUS-1 Quad core 1 Table of Contents ...................................................................................................................................................................... 1 Introduction .............................................................................................................................................. 3 NVIDIA Tegra 4 Family of Mobile Processors ............................................................................................ 3 Benchmarking CPU Performance .............................................................................................................. 4 Tegra 4 Family CPUs Architected for High Performance and Power Efficiency ......................................... 6 Wider Issue Execution Units for Higher Throughput ............................................................................ 6 Better Memory Level Parallelism from a Larger Instruction Window for Out-of-Order Execution ...... 7 Fast Load-To-Use Logic allows larger L1 Data Cache ............................................................................. 8 Enhanced branch prediction for higher efficiency .............................................................................. 10 Advanced Prefetcher for higher MLP and lower latency .................................................................... 10 Large Unified L2 Cache .......................................................................................................................
    [Show full text]
  • RISC-V Geneology
    RISC-V Geneology Tony Chen David A. Patterson Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2016-6 http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.html January 24, 2016 Copyright © 2016, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Introduction RISC-V is an open instruction set designed along RISC principles developed originally at UC Berkeley1 and is now set to become an open industry standard under the governance of the RISC-V Foundation (www.riscv.org). Since the instruction set architecture (ISA) is unrestricted, organizations can share implementations as well as open source compilers and operating systems. Designed for use in custom systems on a chip, RISC-V consists of a base set of instructions called RV32I along with optional extensions for multiply and divide (RV32M), atomic operations (RV32A), single-precision floating point (RV32F), and double-precision floating point (RV32D). The base and these four extensions are collectively called RV32G. This report discusses the historical precedents of RV32G. We look at 18 prior instruction set architectures, chosen primarily from earlier UC Berkeley RISC architectures and major proprietary RISC instruction sets. Among the 122 instructions in RV32G: ● 6 instructions do not have precedents among the selected instruction sets, ● 98 instructions of the 116 with precedents appear in at least three different instruction sets.
    [Show full text]
  • Design of the RISC-V Instruction Set Architecture
    Design of the RISC-V Instruction Set Architecture Andrew Waterman Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2016-1 http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html January 3, 2016 Copyright © 2016, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Design of the RISC-V Instruction Set Architecture by Andrew Shell Waterman A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Computer Science in the Graduate Division of the University of California, Berkeley Committee in charge: Professor David Patterson, Chair Professor Krste Asanovi´c Associate Professor Per-Olof Persson Spring 2016 Design of the RISC-V Instruction Set Architecture Copyright 2016 by Andrew Shell Waterman 1 Abstract Design of the RISC-V Instruction Set Architecture by Andrew Shell Waterman Doctor of Philosophy in Computer Science University of California, Berkeley Professor David Patterson, Chair The hardware-software interface, embodied in the instruction set architecture (ISA), is arguably the most important interface in a computer system. Yet, in contrast to nearly all other interfaces in a modern computer system, all commercially popular ISAs are proprietary.
    [Show full text]
  • Hardware-Assisted Rootkits: Abusing Performance Counters on the ARM and X86 Architectures
    Hardware-Assisted Rootkits: Abusing Performance Counters on the ARM and x86 Architectures Matt Spisak Endgame, Inc. [email protected] Abstract the OS. With KPP in place, attackers are often forced to move malicious code to less privileged user-mode, to ele- In this paper, a novel hardware-assisted rootkit is intro- vate privileges enabling a hypervisor or TrustZone based duced, which leverages the performance monitoring unit rootkit, or to become more creative in their approach to (PMU) of a CPU. By configuring hardware performance achieving a kernel mode rootkit. counters to count specific architectural events, this re- Early advances in rootkit design focused on low-level search effort proves it is possible to transparently trap hooks to system calls and interrupts within the kernel. system calls and other interrupts driven entirely by the With the introduction of hardware virtualization exten- PMU. This offers an attacker the opportunity to redirect sions, hypervisor based rootkits became a popular area control flow to malicious code without requiring modifi- of study allowing malicious code to run underneath a cations to a kernel image. guest operating system [4, 5]. Another class of OS ag- The approach is demonstrated as a kernel-mode nostic rootkits also emerged that run in System Manage- rootkit on both the ARM and Intel x86-64 architectures ment Mode (SMM) on x86 [6] or within ARM Trust- that is capable of intercepting system calls while evad- Zone [7]. The latter two categories, which leverage vir- ing current kernel patch protection implementations such tualization extensions, SMM on x86, and security exten- as PatchGuard.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • ARM Debugger
    ARM Debugger TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents ...................................................................................................................... ICD In-Circuit Debugger ................................................................................................................ Processor Architecture Manuals .............................................................................................. ARM/CORTEX/XSCALE ........................................................................................................... ARM Debugger ..................................................................................................................... 1 History ................................................................................................................................ 7 Warning .............................................................................................................................. 8 Introduction ....................................................................................................................... 9 Brief Overview of Documents for New Users 9 Demo and Start-up Scripts 10 Quick Start of the JTAG Debugger .................................................................................. 12 FAQ ..................................................................................................................................... 13 Troubleshooting ...............................................................................................................
    [Show full text]
  • The ARM Instruction Set Architecture
    EE382N-4 Embedded Systems Architecture The ARM Instruction Set Architecture Mark McDermott With help from our good friends at ARM Fall 2008 8/22/2008 EE382N-4 Embedded Systems Architecture Main features of the ARM Instruction Set All instructions are 32 bits long. Most instructions execute in a single cycle. Most instructions can be conditionally executed. A load/store architecture – Data processing instructions act only on registers • Three operand format • Combined ALU and shifter for high speed bit manipulation – Specific memory access instructions with powerful auto‐indexing addressing modes. • 32 bit and 8 bit data types – and also 16 bit data types on ARM Architecture v4. • Flexible multiple register load and store instructions Instruction set extension via coprocessors Very dense 16‐bit compressed instruction set (Thumb) 8/22/2008 2 EE382N-4 Embedded Systems Architecture Coprocessors – Up to 16 coprocessors can be defined – Expands the ARM instruction set – Each coprocessor can have up to 16 private registers of any reasonable size – Load‐store architecture 3 EE382N-4 Embedded Systems Architecture Thumb Thumb is a 16‐bit instruction set – Optimized for code density from C code – Improved performance form narrow memory – Subset of the functionality of the ARM instruction set Core has two execution states –ARM and Thumb – Switch between them using BX instruction Thumb has characteristic features: – Most Thumb instruction are executed unconditionally – Many Thumb data process instruction use a 2‐address format – Thumb instruction
    [Show full text]
  • ARM Instruction Sets and Program
    ARMARM InstructionInstruction SetsSets andand ProgramProgram Jin-Fu Li Department of Electrical Engineering National Central University Adopted from National Chiao-Tung University IP Core Design SOC Consortium Course Material Outline Programmer’s model 32-bit instruction set 16-bit instruction set Summary SOC Consortium Course Material 2 Programmer’s model SOC Consortium Course Material 3 ARM Ltd ARM was originally developed at Acron Computer Limited, of Cambridge, England between 1983 and 1985. – 1980, RISC concept at Stanford and Berkeley universities. – First RISC processor for commercial use 1990 Nov, ARM Ltd was founded ARM cores – Licensed to partners who fabricate and sell to customers. Technologies assist to design in the ARM application – Software tools, boards, debug hardware, application software, bus architectures, peripherals etc… Modification of the acronym expansion to Advanced RISC Machine. SOC Consortium Course Material 4 RISC architecture Berkeley incorporated a Reduced Instruction Set Computer (RISC) architecture. It had the following key features: – A fixed (32-bit) instruction size with few formats; • CISC processors typically had variable length instruction sets with many formats. – A load–store architecture were instructions that process data operate only on registers and are separate from instructions that access memory; • CISC processors typically allowed values in memory to be used as operands in data processing instructions. – A large register bank of thirty-two 32-bit registers, all of which could be used
    [Show full text]
  • Modem Product Portfolio
    Blogger Workshop Benchmark Summary: MDP Tablet Featuring APQ8064 Quad-Core © 2012 QUALCOMM Incorporated. All rights reserved. 1 Executive Overview . On July 24th, 2012, 30 bloggers (15 International, 15 U.S) descended into San Francisco, CA to take part in a blogger’s workshop where they spent unsupervised time benchmarking and testing our latest tablet MDP equipped with the APQ8064, otherwise known as the Snapdragon S4 Pro. The tone of coverage overall was extremely positive. Bloggers who attended the workshop raved about the performance of the quad-core devices and the potential benefits for developers. The graphics garnered particular acclaim, especially in comparison to competitor’s quad-core devices. The articles from the workshop attendees spurred a second wave of global coverage, especially in China, that took note of their reviews as well as the availability of the MDP. Below is a compilation of benchmark data pulled from various third party sources, including Anandtech, TheVerge, SlashGear, and Android Community. This benchmark data reflects performance across multiple vectors in the Snapdragon S4 Pro, including CPU, GPU and browsing. In the same deck, commercial devices featuring our dual core Snapdragon S4 processor has been updated to reflect data from the Samsung Galaxy S3 (MSM8960). © 2012 QUALCOMM Incorporated. All rights reserved. 2 Snapdragon S4 Pro APQ8064 MDP HEADLINE: “Qualcomm Snapdragon S4 Pro quad-core developer tablet shows off stunning benchmark performance” “It's fast, handily eclipsing the Samsung Galaxy SIII’s Exynos 4 Quad, the HTC One X’s Tegra 3, and Qualcomm's own Snapdragon S4 on a spate of synthetic benchmarks.” – Nate Ralph, TheVerge Source: TheVerge by Nate Ralph 7/24/2012 http://www.theverge.com/2012/7/24/3185016/qualcomm-snapdragon-s4-pro-APQ8064 © 2012 QUALCOMM Incorporated.
    [Show full text]