DOCSLIB.ORG

Computer Systems Architecture Dr Rob Williams

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Computer Systems Architecture Dr Rob Williams Computer Systems Architecture Dr Rob Williams Course text: "Computer Systems Architecture - a networ king approach" Edition 2 Prentice Hall, 2006 CSA Ch 01 CSA Computers Fetch-execute cycle Hardware CPU Ar ithmetic Logic Unit Control Unit RISC features ARM processor Pentium Itanium Input-output Parallel communication Ser ial communication Networ king Local Area Networ ks Ether net USB Wide Area Networ ks Other Networ ks Point to point Visual output Memor y Memor y hierarchy Cache and main memory Disk filing Parallel processing Software Operating systems Unix MS Windows Tools Compilers and assemblers Subroutines and stacks WIMPs Users' viewpoints Hardware engineer HLL programmer Systems administrator Systems programmer CSA Rob Williams CSA ch 01 - p 1 Pearson Education (c) 2006 CSA Rob Williams CSA ch 01 - p 2 Pearson Education (c) 2006 1. CSA - the Hardware / Software Interface Computer Architecture? h/w s/w Interaction of h/w & s/w User code myprog.c Software Operating WIN32 API Systems Procedures O/S Ker nel Hardware CPU Graphics Sound Layered hierarchyofs/w on a h/w bed CSA Rob Williams CSA ch 01 - p 3 Pearson Education (c) 2006 8 10 Intel PII NEC 64Mb DRAM 107 Siemens 16Mb DRAM 6 1MbDRAM 10 Motorola 68000 105 256kbbDRAM Number of Intel 8086 104 64kb DRAM transistors 1103 DRAM 103 Intel 4004 102 10 1 1970 1975 1980 1985 1990 1995 2000 Design year 10 Circuit 3mm 2.0mm line 1.0mm width mm 1 0.4mm 0.35mm 0.15mm 0.1 0.1mm? Moore'sLaw oftechnological progress ENTITY decoder8 IS PORT (sel: IN std_logic_vector (2 DOWNTO 0); -- select i/p signals sig: out std_logic_vector (7 downto 0)); -- eight o/p signals END decoder8; ARCHITECTURE rtl OF decoder8 IS BEGIN s<="0000_0001" WHEN (sel = X"0") ELSE "0000_0010" WHEN (sel = X"1") ELSE "0000_0100" WHEN (sel = X"2") ELSE "0000_1000" WHEN (sel = X"3") ELSE "0001_0000" WHEN (sel = X"4") ELSE "0010_0000" WHEN (sel = X"5") ELSE "0100_0000" WHEN (sel = X"6") ELSE "1000_0000"; END rtl; Moder n h/w development: VHDL CSA Rob Williams CSA ch 01 - p 4 Pearson Education (c) 2006 2.048Mbps TIC Tr unk Lines to other Switches System Bus Control Computer TDM Voice Bus Line LIC LIC LIC LIC interface Monitor ing cards ter minal Telephone Switch showing the embedded computer Windows’ file browser CSA Rob Williams CSA ch 01 - p 5 Pearson Education (c) 2006 DLL initialization failure C:\WINNT\System32\KERNEL32.DLL The process is terminating abnormally The local ATM gives an error message %cat .cshrc umask 077 limit core 0 setenvTERM vt100 setenvPRINTER lw set prompt = "`hostname` > " set history=25 biff y mesg n alias tt99 'setenvDISPLAYTT99:0' set path = ( . /usr/ucb /usr/bin/X11 /bin /usr/bin /usr/local set path = ($path /etc /usr/etc /usr/lang /usr/local $home/bin) Unix set up script or batch file CSA Rob Williams CSA ch 01 - p 6 Pearson Education (c) 2006 hyper text WANs DARPA/NSF CERN WWW WIMP LANs Netscape interfaces PSTN Unix + uucp email ftp archie Or iginal sources of the WWW Domestic Dialup PC modem ISP Office Networ k ISP National/Inter national Tr unk Line ISP Sun WWW Ser vice Ser ver Provider The Internet CSA Rob Williams CSA ch 01 - p 7 Pearson Education (c) 2006 ATM Ether Switch Switch Hub Router Inter net Mail server DB server Gateway 100Mbps Ether ATM Ether net Switch Switch Sun Gateway Workstations Ser ver University LAN 8bytes 6bytes 6bytes 46 - 1500 bytes 4bytes Source Preamble Destination Type data payload Error Address Address Check Ether net packetstr ucture Williams R, Computer Systems Architecture,Prentice Hall, Tanenbaum A S,"Str uctured Computer Organization", Prentice Hall, Heur ing &Jordon, "Computer Systems Design and Architecture", Addison Wesley Hamacher,Vranesic & Zaky,"Computer Organization", McGraw Hill Patterson & Hennessy,"Computer Organization & Design: The Hardware/Software Interface", Morgan Kaufmann Buchanan W,"PC Interfacing, Communications & Windows Programming", Addison Wesley CSA Rob Williams CSA ch 01 - p 8 Pearson Education (c) 2006 CSA Ch 02 CSA Computers Fetch-execute cycle Hardware CPU Ar ithmetic Logic Unit Control Unit RISC features ARM processor Pentium Itanium Input-output Parallel communication Ser ial communication Networ king Local Area Networ ks Ether net USB Wide Area Networ ks Other Networ ks Point to point Visual output Memor y Memor y hierarchy Cache and main memory Disk filing Parallel processing Software Operating systems Unix MS Windows Tools Compilers and assemblers Subroutines and stacks WIMPs Users' viewpoints Hardware engineer HLL programmer Systems administrator Systems programmer CSA Rob Williams CSA ch 02 - p 9 Pearson Education (c) 2006 2. CSA - the von Neumann Interitance Input Process Output data data All under programcontrol 0010 0000 0011 1001 Central instr uctions 1101 0000 Processor 0001 0010 Unit 0000 0001 0001 0010 Program 0011 0100 Memor y 1101 0000 1011 1001 Stored programcontrol Computer Application Smar t Card Telephone/credit card Microcontroller Washing machine controller Games Console Interactiveenter tainment Home PC Webinfor mation browsing Workstation Design layouts for circuit boards Office ServerCentral filing on local networ k Mainframe Corporate Database Supercomputer Flight simulation studies Common applications of computers CSA Rob Williams CSA ch 02 - p 10 Pearson Education (c) 2006 from HLL: i=j+k; to assembler mnemonics: mov EAX,[12011234] add EAX,[12011238] mov [1201123C],EAX to machine binary: 0010 0000 0011 1001 Semantic 0001 0010 0000 0001 Gap 0001 0010 0011 0100 1101 0000 1011 1001 0001 0010 0000 0001 0001 0010 0011 1000 0010 0011 1100 0000 0001 0010 0000 0001 0001 0010 0011 1100 HLL, assembler & machine code 1. Data Transfer and Manipulation 2. Input / Output 3. Transfer of ProgramControl 4. Machine Control Categor ies of machine instructions CSA Rob Williams CSA ch 02 - p 11 Pearson Education (c) 2006 HLL Binar y source object Executable file files file Edit Compile Link Load Librar y Errors files Errors RUN Phases of a HLL compiler Source files Object Dynamic Macros librar ies librar ies edit Compile Link Build RUN Code sharing at different phases CSA Rob Williams CSA ch 02 - p 12 Pearson Education (c) 2006 Mod. 1 Mod. 4 Call to Linking code modules Mod. 2 Subroutine Mod. 3 Command Routines HLL source file Edit Decode Analysis Select &Execute Tokenised Errors instr uction Javasource Java file bytecodes javac java Edit compiler inter preter java applet Netscape browser HTML text page Javalanguage interpreters CSA Rob Williams CSA ch 02 - p 13 Pearson Education (c) 2006 409620481024 512 256 128 64 32 16 8 4 2 1 weighting 1 1 1 1 0 1 0 1 1 1 0 0 1 4096 + 2048 + 1024 + 512 + 128 + 32 + 16 + 8 + 1 = 7865 1111101000 0001100100 0000001010 0000000001 weighting 2 3 9 7 0010 x 1111101000 + 0011 x 0001100100 + 1001 x 0000001010 + 0111 x 0000000001 = 100101011101 Binar y to decimal & decimal to binaryconversion remainders written from right to left 00000 10001 11111101 wn 20010 -------- 30011 2)2397 40100 1198 itten do 50101 599 60110 299 70111 81000 results wr 149 91001 74 A1010 37 B1011 18 C1100 9 D1101 4 E1110 2 F1111 1 0 Hex&binar y CSA Rob Williams CSA ch 02 - p 14 Pearson Education (c) 2006 \bits765 | 000 001 010 011 100 101 110 111 \| bi ts\ de c |0 163248648096112 4321 \ hex|010203040506070 -------------- | --------------------------------------------- 0000 0 0 |NUL DLESP0 @ P` p 0001 1 1 |SOH DC1 ! 1AQa q 0010 2 2 |STX DC2 " 2BRb r 0011 3 3 |ETX DC3 # 3CSc s 0100 4 4 |EOT DC4 $ 4DTd t 0101 5 5 |ENQ NAK % 5EUe u 0110 6 6 |ACK SYN & 6FVf v 0111 7 7 |BEL ETB ' 7GWg w 1000 8 8 |BSCAN ( 8HXh x 1001 9 9 |TAB EM) 9 IY iy 1010 10 A| LFSUB * :JZj z 1011 11 B|VTESC + ;K[ k{ 1100 12 C| FFFS, < L\ l | 1101 13 D|CRGS- = M]m} 1110 14 E|SOHOM E .>N^ n ~ 1111 15 F|SI NL/ ? O_ oDE L NUL Null DLE Data Link Escape SOH StartofHeading DC1 Device Control 1 STX StartofTextDC2 Device Control 2 ETX End of TextDC3 Device Control 3 EOTEnd of transmission DC4 Device Control 4 ENQ EnquiryNAK NegativeAcknowledge ACKAcknowledge SYN Synchronization character BEL Bell ETB End of Transmitted Block BS BackSpace CAN Cancel HT Horizontal Tab EM End of Medium LF Line Feed SUB Substitute VT Ver tical TabESC Escape FF For m Feed FS File Separator CR Carriage ReturnGSGroup Separator SO Shift Out RS Record Separator SI Shift In US Unit Separator SP Space DEL Delete http://www.unicode.org ASCII code table CSA Rob Williams CSA ch 02 - p 15 Pearson Education (c) 2006 #include <stdio.h> void main() { putchar(7); } Ring the bell char letter; short count; unsigned int uk_population; long world_population; float body_weight; double building_weight; long double world_weight; Data types AIX OS/2 CDOS PICK CICS PRIMOS CMS RSTOS CP/M RSX/11 MSDOS RTL/11 George TDS IDRIS THE ISIS UNIX LY NXOS Ultrix MINIX VERSADOS MOP VM MSDOS VMS MVS MS WINDOWS Multics XENIX OS-9 Linux Operating Systems 1. Command line interpreter (CLI), shell script or desktop selections 2. Function calls from within user programs (API) Access to O/S facilities CSA Rob Williams CSA ch 02 - p 16 Pearson Education (c) 2006 rob[66] stty -icanon min 1 time 0 ; menu_prog Are you ready to proceed? [ Y / N ] : Unix unbuffered, nonblockedkeyboard #include <errno.h> #include <stdio.h> #include <sys/termios.h> #include <unistd.h> #define TIMEOUT -1 extern int errno; int sys_nerr; extern char * sys_errlist[]; void setterm(void) { struct termios tty; int status; status = ioctl(0,TCGETS, &tty); tty.c_lflag &= ~ICANON; tty.c_cc[VTIME] = 0; tty.c_cc[VMIN] = 1; status = ioctl(0,TCSETS, &tty); if ( status == -1 ) { printf("ioctl error \n"); perror(sys_errlist[errno]); exit(); } } CSA Rob Williams CSA ch 02 - p
Load more

Recommended publications
  • Lecture Note 1
    EE586 VLSI Design Partha Pande School of EECS Washington State University [email protected] Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in future? The First Computer The Babbage Difference Engine (1832) 25,000 parts cost: £17,470 ENIAC - The first electronic computer (1946) The Transistor Revolution First transistor Bell Labs, 1948 The First Integrated Circuits Bipolar logic 1960’s ECL 3-input Gate Motorola 1966 Intel 4004 Micro-Processor 1971 1000 transistors 1 MHz operation Intel Pentium (IV) microprocessor Moore’s Law In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months. He made a prediction that semiconductor technology will double its effectiveness every 18 months Moore’s Law 16 15 14 13 12 11 10 9 8 7 6 OF THE NUMBER OF 2 5 4 LOG 3 2 1 COMPONENTS PER INTEGRATED FUNCTION 0 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 Electronics, April 19, 1965. Evolution in Complexity Transistor Counts 1 Billion K Transistors 1,000,000 100,000 Pentium® III 10,000 Pentium® II Pentium® Pro 1,000 Pentium® i486 100 i386 80286 10 8086 Source: Intel 1 1975 1980 1985 1990 1995 2000 2005 2010 Projected Courtesy, Intel Moore’s law in Microprocessors 1000 2X growth in 1.96 years! 100 10 P6 Pentium® proc 1 486 386 0.1 286 Transistors (MT) Transistors 8086 Transistors8085 on Lead Microprocessors double every 2 years 0.01 8080 8008 4004 0.001 1970 1980 1990 2000 2010 Year Courtesy, Intel Die Size Growth 100 P6
    [Show full text]
  • EUUGN Vo14 Nol
    5 Registered by Australia Post Publication No. NBG6524 The Australian UNIX* systems User Group Newsletter Volume 5 Number 5 October 1984 CONTENTS Editorial 2 Message from the President 2 Next AUUG Meeting 3 New Magazine 3 Books 4 Nets 7 Next AUUG Meeting - Call for Papers 14 AUUG Meeting in Melbourne - Abstracts 15 Domain Addressing in SUN III 28 From the USENIX Newsletter (;login:) 33 System V Performance Enhancements 36 Trivia Quiz 42 From the EUUG Newsletter 45 Nijmegen Conference Summary 46 Clippings 63 Netnews 66 Minutes of the AUUG General Meeting 76 Final AUUG Constitution 78 Who’s Who 83 AUUG Membership and Subscription Forms 85 Copyright (c) 1984o AUUGN is the journal of the Australian UNIX systems User Group. Copying without fee is permitted provided that copies are not made or distributed for commercial advantage and credit to the source is given. Abstracting with credit is permitted. No other reproduction is permitted without the prior permission of the Australian UNIX systems User Group. UNIX is a trademark of AT&T Bell Laboratories. AUUGN Vol 5 No 5 Editorial Well, finally, the Australian UNIX systems User Group is official. (Hooray) The office-bearers are: John Lions - President Greg Rose - Secretary Chris Maltby - Treasurer Colin Webb - Returning Officer John O’Brien - Assistant Returning Officer James Mann - Auditor The Management Committee consists of the President, the Secretary, the Treasurer and four General members. The General members elected to the Management Committee were: Robert Elz, Ken McDonell, Piers Lauder and Tim Roper I have reproduced the minutes of the meeting and the amended AUUG constitution at the end of this issue, along With the inevitable forms for founding membership, membership and newsletter subscription.
    [Show full text]
  • The Birth, Evolution and Future of Microprocessor
    The Birth, Evolution and Future of Microprocessor Swetha Kogatam Computer Science Department San Jose State University San Jose, CA 95192 408-924-1000 [email protected] ABSTRACT timed sequence through the bus system to output devices such as The world's first microprocessor, the 4004, was co-developed by CRT Screens, networks, or printers. In some cases, the terms Busicom, a Japanese manufacturer of calculators, and Intel, a U.S. 'CPU' and 'microprocessor' are used interchangeably to denote the manufacturer of semiconductors. The basic architecture of 4004 same device. was developed in August 1969; a concrete plan for the 4004 The different ways in which microprocessors are categorized are: system was finalized in December 1969; and the first microprocessor was successfully developed in March 1971. a) CISC (Complex Instruction Set Computers) Microprocessors, which became the "technology to open up a new b) RISC (Reduced Instruction Set Computers) era," brought two outstanding impacts, "power of intelligence" and "power of computing". First, microprocessors opened up a new a) VLIW(Very Long Instruction Word Computers) "era of programming" through replacing with software, the b) Super scalar processors hardwired logic based on IC's of the former "era of logic". At the same time, microprocessors allowed young engineers access to "power of computing" for the creative development of personal 2. BIRTH OF THE MICROPROCESSOR computers and computer games, which in turn led to growth in the In 1970, Intel introduced the first dynamic RAM, which increased software industry, and paved the way to the development of high- IC memory by a factor of four.
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • Native Configuration Manager API for Windows Library Reference
    Native Configuration Manager API for Windows Operating Systems Library Reference December 2003 05-1903-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. This Native Configuration Manager API for Windows Operating Systems Library Reference as well as the software described in it is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without express written consent of Intel Corporation.
    [Show full text]
  • THE MICROPROCESSOR Z Z the BEGINNING
    z THE MICROPROCESSOR z z THE BEGINNING The construction of microprocessors was made possible thanks to LSI (Silicon Gate Technology) developed by the Italian Federico Faggin at Fairchild in 1968. From the 1980s onwards microprocessors are practically the only CPU implementation. z HOW DO MICROPROCESSOR WORK? Most microprocessor work digitally, transforming all the input information into a code of binary number (1 or 0 is called a bit, 8 bit is called byte) z THE FIRST MICROPROCESSOR Intel's first microprocessor, the 4004, was conceived by Ted Hoff and Stanley Mazor. Assisted by Masatoshi Shima, Federico Faggin used his experience in silicon- gate MOS technology (1968 Milestone) to squeeze the 2300 transistors of the 4-bit MPU into a 16-pin package in 1971. z WHAT WAS INTEL 4004 USED FOR? The Intel 4004 was the world's first microprocessor—a complete general-purpose CPU on a single chip. Released in March 1971, and using cutting-edge silicon- gate technology, the 4004 marked the beginning of Intel's rise to global dominance in the processor industry. z THE FIRST PERSONAL COMPUTER WITH MICROPROCESSOR MS-DOSIBM introduces its Personal Computer (PC)The first IBM PC, formally known as the IBM Model 5150, was based on a 4.77 MHz Intel 8088 microprocessor and used Microsoft´s MS-DOS operating system. The IBM PC revolutionized business computing by becoming the first PC to gain widespread adoption by industry. z BIOHACKER z WHO ARE BIOHACKER? Biohackers, also called hackers of life, are people and communities that do biological research in the hacker style: outside the institutions, in an open form, sharing information.
    [Show full text]
  • From Sand to Circuits
    From sand to circuits By continually advancing silicon technology and moving the industry forward, we help empower people to do more. To enhance their knowledge. To strengthen their connections. To change the world. How Intel makes integrated circuit chips www.intel.com www.intel.com/museum Copyright © 2005Intel Corporation. All rights reserved. Intel, the Intel logo, Celeron, i386, i486, Intel Xeon, Itanium, and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. 0605/TSM/LAI/HP/XK 308301-001US From sand to circuits Revolutionary They are small, about the size of a fingernail. Yet tiny silicon chips like the Intel® Pentium® 4 processor that you see here are changing the way people live, work, and play. This Intel® Pentium® 4 processor contains more than 50 million transistors. Today, silicon chips are everywhere — powering the Internet, enabling a revolution in mobile computing, automating factories, enhancing cell phones, and enriching home entertainment. Silicon is at the heart of an ever expanding, increasingly connected digital world. The task of making chips like these is no small feat. Intel’s manufacturing technology — the most advanced in the world — builds individual circuit lines 1,000 times thinner than a human hair on these slivers of silicon. The most sophisticated chip, a microprocessor, can contain hundreds of millions or even billions of transistors interconnected by fine wires made of copper. Each transistor acts as an on/off switch, controlling the flow of electricity through the chip to send, receive, and process information in a fraction of a second.
    [Show full text]
  • Delft University of Technology on Leveraging Vertical Proximity in 3D
    Delft University of Technology On Leveraging Vertical Proximity in 3D Memory Hierarchies Lefter, Mihai DOI 10.4233/uuid:f744c1af-505e-440c-bc49-2a1d95d0591d Publication date 2018 Document Version Final published version Citation (APA) Lefter, M. (2018). On Leveraging Vertical Proximity in 3D Memory Hierarchies. https://doi.org/10.4233/uuid:f744c1af-505e-440c-bc49-2a1d95d0591d Important note To cite this publication, please use the final published version (if applicable). Please check the document version above. Copyright Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons. Takedown policy Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim. This work is downloaded from Delft University of Technology. For technical reasons the number of authors shown on this cover page is limited to a maximum of 10. On Leveraging Vertical Proximity in 3D Memory Hierarchies Cover inspired by the works of Dirk Huizer and Anatoly Konenko. On Leveraging Vertical Proximity in 3D Memory Hierarchies Dissertation for the purpose of obtaining the degree of doctor at Delft University of Technology by the authority of the Rector Magnificus Prof. dr. ir. T.H.J.J. van der Hagen chair of the Board for Doctorates to be defended publicly on Wednesday 14 November 2018 at 10:00 o’clock by Mihai LEFTER Master of Science in Computer Engineering Delft University of Technology, The Netherlands born in Bras, ov, Romania This dissertation has been approved by the promotors.
    [Show full text]
  • Systems Integration for the Kennedy Space Center (KSC) Robotics Applications Development Laboratory (RADL)
    The Space Congress® Proceedings 1988 (25th) Heritage - Dedication - Vision Apr 1st, 8:00 AM Systems Integration for the Kennedy Space Center (KSC) Robotics Applications Development Laboratory (RADL) V. L. Davis Ross Nordeen Follow this and additional works at: https://commons.erau.edu/space-congress-proceedings Scholarly Commons Citation Davis, V. L. and Nordeen, Ross, "Systems Integration for the Kennedy Space Center (KSC) Robotics Applications Development Laboratory (RADL)" (1988). The Space Congress® Proceedings. 10. https://commons.erau.edu/space-congress-proceedings/proceedings-1988-25th/session-3/10 This Event is brought to you for free and open access by the Conferences at Scholarly Commons. It has been accepted for inclusion in The Space Congress® Proceedings by an authorized administrator of Scholarly Commons. For more information, please contact [email protected]. Systems Integration for the Kennedy Space Center (KSC) Robotics Applications Development Laboratory (RADL) V. Leon Davis Ross Nordeen INTRODUCTION Robotics technology is a rapidly advancing field moving from applications on repetitive manufacturing processes toward applications of more variable and complex tasks. Current directions of NASA designs for the Space Station and other future spacecraft is moving toward the use of robotics for operational, maintenance and repair functions while the spacecraft is in orbit. These spacecraft systems will eventually require processing through KSC for launch and refurbishment. In the future, KSC will be called on to design ground processing facilities for new generation launch vehicles such as the Heavy Lift Launch Vehicle and the Second Generation Shuttle. The design of these facilities should take advantage of state- of-the-art robotics technology to provide the most efficient and effective vehicle processing.
    [Show full text]
  • Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University the Intel® 4004 Microprocessor, Introdu
    Professor Won Woo Ro, School of Electrical and Electronic Engineering Yonsei University The 1st Microprocessor The Intel® 4004 microprocessor, introduced in November 1971 An electronics revolution that changed our world. There were no customer‐ programmable microprocessors on the market before the 4004. It propelled software into the limelight as a key player in the world of digital electronics design. 4004 Microprocessor Display at New Intel Museum A Japanese calculator maker (Busicom) asked to design: A set of 12 custom logic chips for a line of programmable calculators. Marcian E. "Ted" Hoff Recognized the integrated circuit technology (of the day) had advanced enough to build a single chip, general purpose computer. Federico Faggin to turn Hoff's vision into a silicon reality. (In less than one year, Faggin and his team delivered the 4004, which was introduced in November, 1971.) The world's first microprocessor application was this Busicom calculator. (sold about 100,000 calculators.) Measuring 1/8 inch wide by 1/6 inch long, consisting of 2,300 transistors, Intel’s 4004 microprocessor had as much computing power as the first electronic computer, ENIAC. 2 inch 4004 and 12 inch Core™2 Duo wafer ENIAC, built in 1946, filled 3000‐cubic‐ feet of space and contained 18,000 vacuum tubes. The 4004 microprocessor could execute 60,000 operations per second Running frequency: 108 KHz Founders wanted to name their new company Moore Noyce. However the name sounds very much similar to “more noise”. "Only the paranoid survive". Moore received a B.S. degree in Chemistry from the University of California, Berkeley in 1950 and a Ph.D.
    [Show full text]
  • Extracting and Mapping Industry 4.0 Technologies Using Wikipedia
    Computers in Industry 100 (2018) 244–257 Contents lists available at ScienceDirect Computers in Industry journal homepage: www.elsevier.com/locate/compind Extracting and mapping industry 4.0 technologies using wikipedia T ⁎ Filippo Chiarelloa, , Leonello Trivellib, Andrea Bonaccorsia, Gualtiero Fantonic a Department of Energy, Systems, Territory and Construction Engineering, University of Pisa, Largo Lucio Lazzarino, 2, 56126 Pisa, Italy b Department of Economics and Management, University of Pisa, Via Cosimo Ridolfi, 10, 56124 Pisa, Italy c Department of Mechanical, Nuclear and Production Engineering, University of Pisa, Largo Lucio Lazzarino, 2, 56126 Pisa, Italy ARTICLE INFO ABSTRACT Keywords: The explosion of the interest in the industry 4.0 generated a hype on both academia and business: the former is Industry 4.0 attracted for the opportunities given by the emergence of such a new field, the latter is pulled by incentives and Digital industry national investment plans. The Industry 4.0 technological field is not new but it is highly heterogeneous (actually Industrial IoT it is the aggregation point of more than 30 different fields of the technology). For this reason, many stakeholders Big data feel uncomfortable since they do not master the whole set of technologies, they manifested a lack of knowledge Digital currency and problems of communication with other domains. Programming languages Computing Actually such problem is twofold, on one side a common vocabulary that helps domain experts to have a Embedded systems mutual understanding is missing Riel et al. [1], on the other side, an overall standardization effort would be IoT beneficial to integrate existing terminologies in a reference architecture for the Industry 4.0 paradigm Smit et al.
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]