Paving the Path for Heterogeneous Memory Adoption in Production Systems
by
Neha Agarwal
A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Computer Science and Engineering) in The University of Michigan 2017
Doctoral Committee: Associate Professor Thomas F. Wenisch, Chair Professor Ella M. Atkins Professor Peter M. Chen Assistant Professor Ronald G. Dreslinski Jr. Neha Agarwal [email protected] ORCID iD: 0000-0001-9833-6538
c Neha Agarwal 2017 2/10/2017 thesis-tag-cloudsans-serif – Word cloud – WordItOut
[/] Create [/wordcloud/create]
thesistagcloudsansserif
Thermostat heterogeneous information selective interconnect technologies placement hardware overhead DDR use CPU rate page systems application coherence using high ratio policy GDDR two memories pages without while shown capacity each support virtual TLB threshold OS client only between across GPU hot any run cold GPUs per shared Online slow some Linux software cloud memory caching huge KB request number access caches Section table cost first CPU–GPU accessed higher fault range workloads runtime applications because cache data coalescing address requests latency more shows slowdown footprint Computer accesses mechanism throughput total Conference fraction performance DRAM degradation Architecture expansion system bandwidth BWAWARE migration
Like 0 Tweet