DOCSLIB.ORG

VME Address Maps 127 F Strap Usage 131 G Error Register Bit Specification 134 H Local Bus Extension Specification 136 I Baudrate Programming 138

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
VME Address Maps 127 F Strap Usage 131 G Error Register Bit Specification 134 H Local Bus Extension Specification 136 I Baudrate Programming 138 Eindhoven University of Technology MASTER A main-processor board for THE KUNix machine based on the 68010 microprocessor v.d. Heuvel, W. Award date: 1984 Link to publication Disclaimer This document contains a student thesis (bachelor's or master's), as authored by a student at Eindhoven University of Technology. Student theses are made available in the TU/e repository upon obtaining the required degree. The grade received is not published on the document as presented in the repository. The required complexity or quality of research of student theses may vary by program, and the required minimum study period may vary in duration. General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain Ec 13 9 1. ~ UNIVERSITY OF TECHNOLOGY EINDHOVEN DEPARTMENT OF ELECTRICAL ENGINEERING Group Digital Systems Graduation report: A main-processor board for THE KUNix machine based on the 68010 micro-processor by W. v.d. Heuvel Coach ing. L. v. 80khoven Supervising coach: prof. ir. A. Heetman Period 01/09/1984-30/08/1984 Eindhoven, august 1984 The DEPARTMENT of ELECTRICAL ENGINEERING of the UNIVERSITY of TECHNOLOGY EINDHOVEN does not accept any responsibility for the contents of graduation reports. SUMMARY This report describes the hardware of the new 68919 board for THE KUNix machine. It also contains some specifications of THE KUNix machine itself. Special attention is paid to the interprocessor communications mechanisms in the machine. On a number of points the considerations, leading to a certain implementation of a function, are clarified. The new board supports stand alone operation. It can be used not only in THE KUNix machine environment but also in a work station. Provisions are made to allow for a network controller to be used as communications device. The new design has not yet been tested. This report must serve as a guide during the test phase. It also contains some hints as to where improvement is possible. For software developers this report contains the information necessary to write the system software for the new design. ACKNOWLEDGEMENT I want to express my sincere thanks to all staff members of the Digital Systems group of the department of Electrical Engeneering. In particular mister Leo van Bokhoven, my coach, for his excellent coaching and professor A. Heetman my supervising coach. Special thanks to mister A. Chambone and mister Q. van Laarhoven who put the design drawings in the computer. From the University of Nijmegen I want to thank mister Jelte Feenstra for his suggestions. And last but not least my fellow students who helped me in times of distress. w. v.d. Heuvel TABLE OF CONTENTS 1 INTRODUCTION 3 2 SPEC IFI CAT IONS AND GENERAL DESCR I PT ION 8 2.1 VHE bus and local extension bus 19 2.2 Memory considerations 11 2.3 Inter-processor communication 16 2.4 On-board I/O 21 2.5 Address mappi ng 22 2.5.1 Local address map 22 2.5.2 VHE address map 24 2.6 Miscellaneous functions 26 3 IMPLEMENTATION AND BLOCK DIAGRAMS 28 3.1 CPU and memory management 29 3.1.1 Central processing unit: 68010 39 3.1.2 Memory management mechanism 31 3.1.3 Interrup logic 33 3.1.4 Bus request arbitration 39 3.1.5 Halt and reset control 49 3.2 Local I/O and ROM 41 3.2.1 Error register 42 3.2.2 Identity register 44 3.2.3 Parallel interface 44 3.2.4 Timers 46 3.2.5 Serial I/O 47 3.2.6 Read only memory 48 3.3 Local address decoder 49 3.4 Local functions 50 3.5 Dual ported memory 52 3.6 Dual port I/O and interrupt vector register 56 3.7 VHE address decoder 59 3 •8 VHE fun c t i ons 6 1 3.8.1 Bus requester module 61 3.8.2 Bus master module 63 3.8.3 Interrupter module 64 4 CONCLUSIONS AND RECOHMENDATIONS 66 5 LITRATURE 69 PAGE 1 TABLE OF CONTENTS (continued) APPENDICES: A Schematic drawings 71 B Programmable logic functions 85 C Timing diagrams 117 D Local address map 125 E VME address maps 127 F Strap usage 131 G Error register bit specification 134 H Local bus extension specification 136 I Baudrate programming 138 PAGE 2 1 INTRODUCTION A new computer system, THE KUNix machine, is being developed by the group Digital Systems of the department of electrical engeneering at the Technical University Eindhoven (THE) and the department of computer science of the Catholic University Nijmegen (KUN). THE KUNix machine is, as the name indicates, primarily intended for use with the operating system Unix. The system is built using the 68000 (or 68010) as main processor and the VME bus as communications bus between modules. Hardware and software (Unix implementation) for the first prototype were all designed at the university of Nijmegen. Prototype 0, it was not yet called THE KUNix machine then, consisted of one 68090 processor board, a system support module, a memory board and a parallel interface used to communicate with a PDPll/79 as a virtual disc. PAGE 3 VME BUS SYSTEM DISC 68000 SUPPORT MEMORY, MODULE ------ SERIAL PORT PARALLEL PORT 1 1 Q Fig. 1.1 Prototype 8 In order to improve performance of the system a new concept was developed in co-operation with the Technical University. This new concept has lead to a machine consisting of one or more 6S888 systems and a number of intelligent I/O boards. An 6S800 system being a processor with its own memory, accessible through a local bus. However, this memory is also accessible through the VHE bus: it is udual por~ed•• The I/O boards are independent processors with there own on-board memory. They communicate with the 68880 systems and other I/O boards using the VHE bus <Fig. 1.2). The new hardware for prototype 1 is being developed at the University of Eindhoven as is the software for the I/O controllers; Nijmegen does the implementation of the operating system of THE KUNix machine. PAGE 4 VME BUS ____..,.... --..,.....----r----'r 68000 BOARD MEMORY 10 CPU MEMORY MODULE MODULE ~ ~ LOCAL BUS Fig. 1.2 THE KUNix machine When I started work in september 1983, there was not yet a fixed set of specifications for the new machine. Preliminary reports only gave a description of the new machine in general terms. Only the means of communication between the different subsystems in the machine were specified in greater detail. Before I could start the design of an 68000 board for the new machine, I had to make a more detailed set of specifications for it. Of course this was done in close co-operation between the other members of the team both in Eindhoven and in Nijmegen. Parallel to my PAGE 5 design a design was made for the I/O controller boards. The idea for the I/O boards was to maKe a microprocessor system with a VHE bus interface that could be used for all I/O controllers. Each controller consisting of this microprocessor system plus a piece of hardware performing the actual input and output functions (Fig. 1.3). VME VME INTERFACE ~ + + + MEMORY PROCESSOR ('la6) -r- I t I/O ~ Fig. 1.3 An I/O controller in THE KUNix machine The design of a memory board with dual ported memory was completed in october ~83. The board provided not only dual ported access but also error detection and correction facilities. The incorporation of the latter being a strong wish from our group in Eindhoven. This report will give a description of the new 68919 board. It is intended for everybody who has to worK with the new hardware, THE KUNix machine in PAGE 6 general or the 68919 board in particular, and for those who have to write new software for it. Chapter 2 will give a list of specifications of the 68919 board. In particular it will describe the interprocessor communications protocol which is of interest for everybody worKing with THE KUNix machine. The next chapter will set out a more detailed picture of the interior of the 6S919 board. Block diagrams will give a complete view of the on-board logic, the data paths and interrupt structure. Finaly chapter 4 contains some conclusions about the new board and the new machine. PAGE 7 2 SPECIFICATIONS AND GENERAL DESCRIPTION This chapter deals with two Kinds of specification. First the specification of demands and wishes that we have for the 68999 board such as VHE bus compatibility or stand alone operation. The second Kind of specification is the description of what the board actualy looKs liKe, what it can do and how it worKs. Almost all of the specifications of the first Kind and partly those of the second Kind are dealt with in this chapter. Before starting a detailed discussion of the design specifications let's see how the 68999 board will be used. First of all it is intended as a main processor in THE KUNix machine running under the operating system UNIX. And second it must be possible to use the board as a stand alone micro-computer, for instance in a worK station.
Load more

Recommended publications
  • Getting Started with Your VXI-1394 Interface for Windows NT/98 And
    VXI Getting Started with Your VXI-1394 Interface for Windows NT/98 VXI-1394 Interface for Windows NT/98 November 1999 Edition Part Number 322109D-01 Worldwide Technical Support and Product Information www.ni.com National Instruments Corporate Headquarters 11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 794 0100 Worldwide Offices Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 284 5011, Canada (Calgary) 403 274 9391, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, China 0755 3904939, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Greece 30 1 42 96 427, Hong Kong 2645 3186, India 91805275406, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico (D.F.) 5 280 7625, Mexico (Monterrey) 8 357 7695, Netherlands 0348 433466, Norway 32 27 73 00, Poland 48 22 528 94 06, Portugal 351 1 726 9011, Singapore 2265886, Spain 91 640 0085, Sweden 08 587 895 00, Switzerland 056 200 51 51, Taiwan 02 2377 1200, United Kingdom 01635 523545 For further support information, see the Technical Support Resources appendix. To comment on the documentation, send e-mail to [email protected] © Copyright 1998, 1999 National Instruments Corporation. All rights reserved. Important Information Warranty The National Instruments VXI-1394 board is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period.
    [Show full text]
  • Publication Title 1-1962
    publication_title print_identifier online_identifier publisher_name date_monograph_published_print 1-1962 - AIEE General Principles Upon Which Temperature 978-1-5044-0149-4 IEEE 1962 Limits Are Based in the rating of Electric Equipment 1-1969 - IEEE General Priniciples for Temperature Limits in the 978-1-5044-0150-0 IEEE 1968 Rating of Electric Equipment 1-1986 - IEEE Standard General Principles for Temperature Limits in the Rating of Electric Equipment and for the 978-0-7381-2985-3 IEEE 1986 Evaluation of Electrical Insulation 1-2000 - IEEE Recommended Practice - General Principles for Temperature Limits in the Rating of Electrical Equipment and 978-0-7381-2717-0 IEEE 2001 for the Evaluation of Electrical Insulation 100-2000 - The Authoritative Dictionary of IEEE Standards 978-0-7381-2601-2 IEEE 2000 Terms, Seventh Edition 1000-1987 - An American National Standard IEEE Standard for 0-7381-4593-9 IEEE 1988 Mechanical Core Specifications for Microcomputers 1000-1987 - IEEE Standard for an 8-Bit Backplane Interface: 978-0-7381-2756-9 IEEE 1988 STEbus 1001-1988 - IEEE Guide for Interfacing Dispersed Storage and 0-7381-4134-8 IEEE 1989 Generation Facilities With Electric Utility Systems 1002-1987 - IEEE Standard Taxonomy for Software Engineering 0-7381-0399-3 IEEE 1987 Standards 1003.0-1995 - Guide to the POSIX(R) Open System 978-0-7381-3138-2 IEEE 1994 Environment (OSE) 1003.1, 2004 Edition - IEEE Standard for Information Technology - Portable Operating System Interface (POSIX(R)) - 978-0-7381-4040-7 IEEE 2004 Base Definitions 1003.1, 2013
    [Show full text]
  • VM E Bus S Ingle -B Oard C Om Puter
    DATASHEET KEY FEATURES 2eSST VMEbus protocol with The Motorola MVME6100 The promise of the VME 320MB/s transfer rate across series provides more than just Renaissance is innovation, the VMEbus faster VMEbus transfer rates; it performance and investment provides balanced performance protection. The MVME6100 MPC7457 PowerPC® processor from the processor, memory series from Motorola delivers running at up to 1.267 GHz subsystem, local buses and I/O on this promise. The innovative 128-bit AltiVec coprocessor for subsystems. Customers looking design of the MVME6100 parallel processing, ideal for for a technology refresh for their provides a high performance data-intensive applications application, while maintaining platform that allows customers backwards compatibility with to leverage their investment in Up to 2GB of on-board DDR their existing VMEbus infra- their VME infrastructure. ECC memory and 128MB of structure, can upgrade to the fl ash memory for demanding The MVME6100 series supports MVME6100 series and applications booting a variety of operating take advantage of its enhanced systems including a complete Two 33/66/100 MHz PMC-X performance features. range of real-time operating sites allow the addition of systems and kernels. A VxWorks industry-standard, application- board support package and specifi c modules Linux support are available for Dual Gigabit Ethernet interfaces the MVME6100 series. for high performance networking The MVME6100 series is the fi rst VMEbus single-board computer (SBC) designed with the Tundra Tsi148 VMEbus interface chip offering two edge source synchronous transfer (2eSST) VMEbus performance. The 2eSST protocol enables the VMEbus to run at a practical bandwidth of 320MB/s in most cases.
    [Show full text]
  • VMIVME-7648 Intel® Pentium® III Processor-Based Vmebus Single Board Computer
    VMIVME-7648 Intel® Pentium® III Processor-Based VMEbus Single Board Computer ® • Pentium III FC-PGA/PGA2 socket processor-based single board computer (SBC) with 133 MHz system bus • 1.26 GHz Pentium III processor with 256 Kbyte advanced transfer cache or 933 MHz Pentium III processor with 256 Kbyte advanced transfer cache • 512 Mbyte PC-133 SDRAM using a single SODIMM • Internal AGP SVGA controller with 4 Mbyte display cach ® • 133 MHz system bus via Intel 815E chipset • Dual Ethernet controllers supporting 10BaseT and 100BaseTX interfaces • Onboard Ultra DMA/100 hard drive and floppy drive controllers (uses VMEbus P2 for connection to IDE/floppy) • Two high performance 16550-compatible serial ports • PS/2-style keyboard and mouse ports on front panel • Real time clock and miniature speaker included L2 cache operates at the same clock frequency as the processor, thus • Dual front panel universal serial bus (USB) connections improving performance. • Two 16-bit and two 32-bit programmable timers • 32 Kbyte of nonvolatile SRAM DRAM Memory: The VMIVME-7648 accepts one 144-pin SDRAM • Software-selectable watchdog timer with reset SODIMM for a maximum memory capacity of 512 Mbyte. The onboard • Remote Ethernet booting DRAM is dual ported to the VMEbus. • PMC expansion site (IEEE-P1386 common mezzanine card standard, 5 V) BIOS: System and video BIOS are provided in reprogrammable flash • VME64 modes supported: memory (Rev. 1.02 is utilized from our VMIVME-7750 SBC). A32/A24/D32/D16/D08(EO)/MBLT64/BLT32 • VMEbus interrupt handler, interrupter and system controller Super VGA Controller: High-resolution graphics and multimedia- • Includes real time endian conversion hardware for little- quality video are supported on the VMIVME-7648 using the 815E AGP endian and big-endian data interfacing (patent no.
    [Show full text]
  • From Camac to Wireless Sensor Networks and Time- Triggered Systems and Beyond: Evolution of Computer Interfaces for Data Acquisition and Control
    Janusz Zalewski / International Journal of Computing, 15(2) 2016, 92-106 Print ISSN 1727-6209 [email protected] On-line ISSN 2312-5381 www.computingonline.net International Journal of Computing FROM CAMAC TO WIRELESS SENSOR NETWORKS AND TIME- TRIGGERED SYSTEMS AND BEYOND: EVOLUTION OF COMPUTER INTERFACES FOR DATA ACQUISITION AND CONTROL. PART I Janusz Zalewski Dept. of Software Engineering, Florida Gulf Coast University Fort Myers, FL 33965, USA [email protected], http://www.fgcu.edu/zalewski/ Abstract: The objective of this paper is to present a historical overview of design choices for data acquisition and control systems, from the first developments in CAMAC, through the evolution of their designs operating in VMEbus, Firewire and USB, to the latest developments concerning distributed systems using, in particular, wireless protocols and time-triggered architecture. First part of the overview is focused on connectivity aspects, including buses and interconnects, as well as their standardization. More sophisticated designs and a number of challenges are addressed in the second part, among them: bus performance, bus safety and security, and others. Copyright © Research Institute for Intelligent Computer Systems, 2016. All rights reserved. Keywords: Data Acquisition, Computer Control, CAMAC, Computer Buses, VMEbus, Firewire, USB. 1. INTRODUCTION which later became international standards adopted by IEC and IEEE [4]-[7]. The design and development of data acquisition The CAMAC standards played a significant role and control systems has been driven by applications. in developing data acquisition and control The earliest and most prominent of those were instrumentation not only for nuclear research, but applications in scientific experimentation, which also for research in general and for industry as well arose in the early sixties of the previous century, [8].
    [Show full text]
  • Single-Board Celeron Processor-Based Vmebus CPU User’S Manual GFK-2055
    GE Fanuc Automation Programmable Control Products IC697VSC096 Single-Board Celeron Processor-Based VMEbus CPU User’s Manual GFK-2055 514-000431-000 A December 2001 GFL-002 Warnings, Cautions, and Notes as Used in this Publication Warning Warning notices are used in this publication to emphasize that hazardous voltages, currents, temperatures, or other conditions that could cause personal injury exist in this equipment or may be associated with its use. In situations where inattention could cause either personal injury or damage to equipment, a Warning notice is used. Caution Caution notices are used where equipment might be damaged if care is not taken. Note Notes merely call attention to information that is especially significant to understanding and operating the equipment. This document is based on information available at the time of its publication. While efforts have been made to be accurate, the information contained herein does not purport to cover all details or variations in hardware or software, nor to provide for every possible contingency in connection with installation, operation, or maintenance. Features may be described herein which are not present in all hardware and software systems. GE Fanuc Automation assumes no obligation of notice to holders of this document with respect to changes subsequently made. GE Fanuc Automation makes no representation or warranty, expressed, implied, or statutory with respect to, and assumes no responsibility for the accuracy, completeness, sufficiency, or usefulness of the information contained herein. No warranties of merchantability or fitness for purpose shall apply. The following are trademarks of GE Fanuc Automation North America, Inc. Alarm Master Genius PROMACRO Series Six CIMPLICITY Helpmate PowerMotion Series Three CIMPLICITY 90–ADS Logicmaster PowerTRAC VersaMax CIMSTAR Modelmaster Series 90 VersaPro Field Control Motion Mate Series Five VuMaster Genet ProLoop Series One Workmaster ©Copyright 2002 GE Fanuc Automation North America, Inc.
    [Show full text]
  • VMIVME-7807 Intel® Pentium® M-Based VME Single Board Computer
    VMIVME-7807 Intel® Pentium® M-Based VME Single Board Computer • Available with either the 1.1 GHz, 1.6 GHz or 1.8 GHz Pentium® M processor • Up to 2 Mbyte of advanced L2 cache • Up to 1.5 Gbyte DDR SDRAM • Up to 1 Gbyte bootable CompactFlash on secondary IDE (see ordering options) • Internal SVGA and DVI controller • Serial ATA support through P2 rear I/O ® • 400 MHz system bus via Intel 855GME chipset • Ethernet controller supporting 10BaseT and 100BaseTX through the front panel • Gigabit Ethernet controller supporting 10BaseT, 100BaseTX and 1000BaseT interface with optional Vita 31.1 support Ordering Options • Four asynchronous 16550 compatible serial ports August 4, 2004 800-007807-000 B A B C D E F • Four Universal Serial Bus (USB) Rev. 2.0 connections, two on VMIVME-7807 – the front panel and two rear I/O A = Processor • PMC expansion site (PCI-X, 66 MHz) 1 = Reserved • 32 Kbyte of nonvolatile SRAM 2 = 1.1 GHz Pentium M ® 3 = 1.6 GHz Pentium M • Operating system support for Windows XP, Windows 2000, 4 = 1.8 GHz Pentium M ® ® ® ® VxWorks , QNX , LynxOS and Linux B = System DDR SDRAM 0 = Reserved 1 = 512 Mbyte Functional Characteristics 2 = 1 Gbyte 3 = 1.5 Gbyte Microprocessor: The VMIVME-7807 is based on the Pentium M C = CompactFlash processor family. The enhanced 1.1 GHz and the 1.6 GHz Pentium M 0 = No CompactFlash 1 = 128 Mbyte processors have 1 Mbyte of L2 cache, while the 1.8 GHz Pentium M 2 = 256 Mbyte 3 = 512 Mbyte processor has 2 Mbyte of L2 cache.
    [Show full text]
  • Bi-Directional Optical Backplane Bus for General Purpose Multi-Processor B Oard-To-B Oard Optoelectronic Interconnects
    JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 13, NO. 6, JUNE 1995 1031 Bi-Directional Optical Backplane Bus for General Purpose Multi-Processor B oard-to-B oard Optoelectronic Interconnects Srikanth Natarajan, Chunhe Zhao, and Ray. T. Chen Absfract- We report for the first time a bidirectional opti- cal backplane bus for a high performance system containing nine multi-chip module (MCM) boards, operating at 632.8 and 1300 nm. The backplane bus reported here employs arrays of multiplexed polymer-based waveguide holograms in conjunction with a waveguiding plate, within which 16 substrate guided waves for 72 (8 x 9) cascaded fanouts, are generated. Data transfer of 1.2 GbUs at 1.3-pm wavelength is demonstrated for a single bus line with 72 cascaded fanouts. Packaging-related issues such as Waveguiding Plate transceiver size and misalignment are embarked upon to provide n a reliable system with a wide bandwidth coverage. Theoretical U hocessor/Memory Board treatment to minimize intensity fluctuations among the nine modules in both directions is further presented and an optimum I High-speed Optoelectronic Transceiver design rule is provided. The backplane bus demonstrated, is for general-purpose and therefore compatible with such IEEE stan- - Waveguide Hologram For Bi-Directional Coupling dardized buses as VMEbus, Futurebus and FASTBUS, and can Fig. 1. Optical equivalent of a section of a single bidirectional electronic function as a backplane bus in existing computing environments. bus line. I. INTRODUCTION needed to preserve the rising and falling edges of the signals HE LIMITATIONS of current computer backplane buses increases. This makes using bulky, expensive, terminated Tstem from their purely electronic interconnects.
    [Show full text]
  • ESA IP Cores 2 Introductionintroduction
    ESAESA IPIP CoresCores PresentPresent statusstatus andand futurefuture plansplans KostasKostas MarinisMarinis TECTEC--EDM,EDM, ESTEC/ESAESTEC/ESA [email protected]@esa.int AgendaAgenda IntroductionIntroduction HistoryHistory andand backgroundbackground ListList ofof availableavailable IPIP corescores OverviewOverview ofof ESAESA IPIP CoresCores serviceservice ASIC/ASIC/ SoCSoC developmentsdevelopments ((re)usingre)using ESAESA IPIP corescores SpaceSpace missionsmissions usingusing ESAESA IPIP CoresCores ESAESA activitiesactivities onon IPIP corescores andand SystemSystem--LevelLevel ModelingModeling ConclusionsConclusions May 12, 2010 ESA IP Cores 2 IntroductionIntroduction What is an Intellectual Property (IP) core? A reusable design in HDL format (VHDL, Verilog, etc). ESA IP cores are “soft cores”, i.e. technology independent. Can be synthesized and targeted to any ASIC or FPGA technology. Why an IP Cores service by ESA? Promote and consolidate the use of functions, protocols and/or architectures for space use (e.g. SpaceWire, CAN, TMTC, etc) Counteract obsolescence and discontinuity of existing space standard ASICs Facilitate the reuse of results from TRP/GSTP programs, thus reducing costs of large IC developments (e.g. Systems-on-Chip) Centralize IP users’ feedback to improve quality of existing IPs and identify future needs Not a profit-oriented service May 12, 2010 ESA IP Cores 3 HistoryHistory andand backgroundbackground ESA IP cores service originates from internal & external developments
    [Show full text]
  • VMIVME-7765-510 at Our Website: Click HERE ✄
    Full-service, independent repair center -~ ARTISAN® with experienced engineers and technicians on staff. TECHNOLOGY GROUP ~I We buy your excess, underutilized, and idle equipment along with credit for buybacks and trade-ins. Custom engineering Your definitive source so your equipment works exactly as you specify. for quality pre-owned • Critical and expedited services • Leasing / Rentals/ Demos equipment. • In stock/ Ready-to-ship • !TAR-certified secure asset solutions Expert team I Trust guarantee I 100% satisfaction Artisan Technology Group (217) 352-9330 | [email protected] | artisantg.com All trademarks, brand names, and brands appearing herein are the property o f their respective owners. Find the Abaco Systems / VMIC VMIVME-7765-510 at our website: Click HERE ✄ VMIVME-7765 Dual Pentium® III FC-PGA/PGA2 ✪✄✰✮✄✯❊❘G✄✬❙◗❚❊❘ Processor-Based VMEbus SBC • Dual Pentium® III processor-based single-board computer (SBC) based on ServerWorks LE chipset with 133 MHz systems bus • Special features for embedded applications — Up to 192 Mbyte bootable flash on secondary IDE (optional) — Software-selectable watchdog timer with reset — Two programmable 16-bit timers and two programmable 32-bit timers — Remote Ethernet booting — Supports VMEbus P2 connection to HD/floppy drive — 64-bit, 66 MHz PMC mezzanine expansion site (IEEE-P1386 common mezzanine card standard, 3.3 V) — VME64 modes supported: A32/A24/D32/D16/D08(EO)/MBLT64/BLT32 — VMEbus interrupt handler, interrupter, and system controller — Includes real-time endian conversion hardware for little-endian
    [Show full text]
  • Freescale Embedded Solutions Based on ARM Technology Guide
    Embedded Solutions Based on ARM Technology Kinetis MCUs MAC5xxx MCUs i.MX applications processors QorIQ communications processors Vybrid controller solutions freescale.com/ARM ii Freescale Embedded Solutions Based on ARM Technology Table of Contents ARM Solutions Portfolio 2 i.MX Applications Processors 18 i.MX 6 series applications processors 20 Freescale Embedded Solutions Chart 4 i.MX53 applications processors 22 i.MX28 applications processors 23 Kinetis MCUs 6 Kinetis K series MCUs 7 i.MX and QorIQ Kinetis L series MCUs 9 Processor Comparison 24 Kinetis E series MCUs 11 Kinetis V series MCUs 12 Kinetis M series MCUs 13 QorIQ Communications Kinetis W series MCUs 14 Processors 25 Kinetis EA series MCUs 15 QorIQ LS1 family 26 QorIQ LS2 family 29 MAC5xxx MCUs 16 MAC57D5xx MCUs 17 Vybrid Controller Solutions 31 Vybrid VF3xx family 33 Vybrid VF5xx family 34 Vybrid VF6xx family 35 Design Resources 36 Freescale Enablement Solutions 37 Freescale Connect Partner Enablement Solutions 51 freescale.com/ARM 1 Scalable. Innovative. Leading. Your Number One Choice for ARM Solutions Freescale is the leader in embedded control, offering the market’s broadest and best-enabled portfolio of solutions based on ARM® technology. Our end-to-end portfolio of high-performance, power-efficient MCUs and digital networking processors help realize the potential of the Internet of Things, reflecting our unique ability to deliver scalable, systems- focused processing and connectivity. Our large ARM-powered portfolio includes enablement (software and tool) bundles scalable MCU and MPU families from small from Freescale and the extensive ARM ultra-low-power Kinetis MCUs to i.MX ecosystem.
    [Show full text]
  • Vmebus for Software Engineers Introduction
    1 VMEbus for Software Engineers Software and hardware engineers see things differently. So too with their views of VMEbus. Instead of nanoseconds and rise-times and access widths, system programmers want to know how and why to assign memory space, how to use special-purpose VME I/O boards without conflicting with on-board devices, and how to recognize software errors caused by hardware configuration problems. This article, originally published in 1993 (see “Publication History”), presents VMEbus operation and configuration from a software perspective, in terms and views familiar to the software engineer. Foundation – Why It Works That Way Introduction Early Years– Market Pressure and Competition Nuts and Bolts– Dry and Dusty Specifications Serial and Parallel – Watch Out! Roles, Players and Operations Master-Slave Operations– Changing Roles Taking Control– Who’s the Boss? Bus Errors– Five Kinds Interrupts– How Much Overhead? Moving Data – Meat and Potatoes Choices and Consequences Addressing Memory– Who’s On First Letting Go– Can’t Make Me! VME64– Life-Extender or Next Generation? Additional Information – Where To Get It Administrivia Publication History Author Introduction In the design and debugging of complex systems, it is becoming more and more important for software engineers to understand VMEbus. Embedded systems, in particular, make frequent use of this important architecture. Engineers with software skills are increasingly called upon to make full use of its capabilities, and a firm understanding of the standard’s intentions and limitations is essential. 2 This article describes VMEbus as it relates to the software realm. Included are some typical uses as well as historical information that may help put developments and current usage into perspective.
    [Show full text]