- Home
- » Tags
- » Transactional memory
Top View
- Protecting Private Keys Against Memory Disclosure Attacks Using Hardware Transactional Memory
- Tradeoffs in Transactional Memory Virtualization
- Exploiting Hardware Transactional Memory in Main-Memory Databases
- Performance Monitoring Impact of Intel® Transactional Synchronization Extension Memory Ordering Issue White Paper
- Cache Misses and the Recovery of the Full AES 256 Key
- Efficient Fault Tolerance Using Intel MPX And
- Transactional Memory Support for C
- Heterogeneous Transaction Manager for CPU-GPU Devices
- New Technologies in the Arm Architecture Linaro Connect BKK19-202
- Transactional Memory
- Strong and Efficient Cache Side-Channel Protection Using
- Transactional Memory Credits “The Tutorial Gang“
- Performance Optimization and Tuning Techniques for IBM Power Systems Processors Including IBM POWER8
- Transactional Memory
- Transactional Memory 2Nd Edition Copyright © 2010 by Morgan & Claypool
- Pointer-Based Checking
- On Transactional Memory Concurrency Control in Distributed Real-Time Programs
- Transactional Memory
- Michael Engel – TU Dortmund
- Intel® Xeon® E3-1200 V4 Processor Product Family Spec Update
- Integrating Transactional Memory Into C++∗
- Understanding Transactional Memory Performance
- Transactional Memory for an Operating System
- Transactional Memory
- Transactional Memory
- Intel® Transactional Synchronization Extensions
- Hardware Transactional Memory ...And Its Relation to Souffl´E
- Extending Distributed Shared Memory with Transactional Memory Support
- Software Lock Elision for X86 Machine Code
- Performance Modelling of Hardware Transactional Memory
- ERIM: Secure, Efficient In-Process Isolation with Protection Keys (MPK) Anjo Vahldiek-Oberwagner, Eslam Elnikety, Nuno O
- Intel(R) Software Guard Extensions Developer Reference for Linux* OS
- Flexible Decoupled Transactional Memory Support 1 Introduction
- Transactional Memory for Heterogeneous CPU-GPU Systems
- 6Th Gen Intel® Core™ X-Series Processor Family Spec Update
- An Evaluation of Intel's Restricted Transactional Memory For
- POWER8: the First Openpower Processor
- CS4021 Transactional Memory
- Tim Sweeney Epic Games [email protected]
- VMM Emulation of Intel Hardware Transactional Memory
- Computer Architecture Mini-Course
- THE END of the GPU ROADMAP Background: Epic Games Background: Epic Games
- Hardware Is the New Software
- Towards Hardware-Assisted Control Flow Integrity Using Transactional Memory
- Using Transactional Memory Support for Security
- Hardware Transactional Persistent Memory
- Transactions in Relaxed Memory Architectures
- The Semantics of Transactions and Weak Memory in X86, Power, ARM, and C++
- Hardware Transactional Persistent Memory
- GILES-DOCUMENT-2019.Pdf
- Intel® Xeon® E3-1200 V6 Processor Family Specification Update, August 2020 Content
- Employing Hardware Transactional Memory in Prefetching for Energy Efficiency
- Exploitable Hardware Features and Vulnerabilities Enhanced Side-Channel Attacks on Intel SGX and Their Countermeasures
- Transactional Memory on Heterogeneous Architectures
- But Their Fundamental Operation Has Remained Much the Same
- On Transactional Memory, Spinlocks, and Database Transactions
- 4 Database Concurrency Control Using Intel TSX 55 4.1 Innodb Internals
- Transactional Memory: Architectural Support for Lock-Free Data Structures
- Unbounded Transactional Memory
- Intel MPX Explained: an Empirical Study of Intel MPX and Software
- Improving In-Memory Database Index Performance with Intel R
- Mutex Locking Versus Hardware Transactional Memory: an Experimental Evaluation
- Proprietary Versus Open Instruction Sets
- Mimosa: Protecting Private Keys Against Memory Disclosure Attacks Using Hardware Transactional Memory
- A Software Transactional Memory for the Cell Broadband Engine Architecture
- Concurrency in Transactional Memory Vincent Gramoli
- Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses
- Applying Hardware Transactional Memory for Concurrency-Bug
- Thinking About Transactional Memory, Axiomatically