DOCSLIB.ORG

Moore's Law: Stephen H

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Moore's Law: Stephen H sscs_NL0906r1 8/16/06 9:53 AM Page 1 September 2006 Vol. 20, No. 3 www.ieee.org/sscs-news SSCSSSSCSSSSCCSS IEEE SOLID-STATE CIRCUITS SOCIETY NEWSLETTER The Technical Impact of Moore’s Law sscs_NL0906r1 8/16/06 9:53 AM Page 2 Editor’s Column elcome to AdCom at the 2006 ISSCC. the content will be organized into sec- the first The goal of the redesign is to tions, and a table of contents will be Wfull-color enhance membership benefits in provided in each issue. Third, the print edition of the three ways: newsletter will include articles that Solid-State Circuits (1) adding technical content and fea- help members' careers, such as short Society Quarterly ture articles, reports by SSCS Distinguished Lectur- News! Starting with (2) organizing existing content, ers and SSCS pre-doctoral fellowship this issue (September 2006), we will (3) adding articles to help careers of winners, short articles on SSCS Award be mailing a hard copy to all 11,500 members. winners, and reprints of articles with SSCS members. Starting in 2007, First, technical content and feature career advice from the IEEE Profes- SSCS plans to publish four issues of articles will include 2-3 page Research sional Communications Society (PCS). the SSCS newsletter each year, with Highlights from academia, industry, The theme of this issue is “The one each in Winter, Spring, Summer, and government, as well as shorter Technical Impact of Moore’s Law.” and Fall. This newsletter redesign articles on hot topics in circuits and This issue contains two Research was approved by the SSCS Publica- periodic Special Issues on special top- Highlights articles: tions Committee and the SSCS ics of interest to members. Second, (1) “Where CMOS is Going: Trendy Hype vs. Real Technology,” by T. C. Chen at the IBM T. J. Watson IEEE Solid-State Circuits Society AdCom Research Center in Yorktown President: Newsletter Coeditor: Richard C. Jaeger Mary Y. Lanzerotti Heights, NY (USA); Alabama Microelectronics Center IBM T.J. Watson Research Center (2) “Overview of CMOS Technology Auburn University, AL [email protected] [email protected] Fax: +1 914 945 1358 Development in the MIRAI Project” Fax: +1 334 844-1888 by T. Masuhara at the Association of Vice President: Elected AdCom Members at Large Terms to 31 Dec. 06: Super-Advanced Electronics Technolo- Willy Sansen K. U. Leuven Bryan Ackland gies (Japan) and M. Hirose at the Leuven, Belgium Gary Baldwin National Institute of Advanced Indus- Tom Lee Secretary: trial Science & Technology in Japan. David A. Johns Jan Rabaey University of Toronto Jan Van der Spiegel This issue also contains five short Toronto, Ontario, Canada Terms to 31 Dec. 07: feature articles that address the Bill Bidermann Treasurer: theme of the issue. The articles are: Rakesh Kumar David Johns Technology Connexions Terri Fiez (1) “Moore’s Law: The Genius Lives On” Poway, CA Takayasu Sakurai by Patrick Gelsinger at Intel; Mehmet Soyuer Past President: Terms to 31 Dec. 08: (2) “The Mythology of Moore's Law: Stephen H. Lewis University of California Wanda K. Gass Why Such a Widely Misunderstood Davis, CA Ali Hajimiri ‘Law’ is So Captivating to So Many,” Paul J. Hurst Other Representatives: Akira Matsuzawa by Tom Halfhill at Microprocessor Representative to Sensors Council Ian Young Report; Darrin Young Representative from CAS to SSCS Chairs of Standing Committees: (3) “The Impact of Moore’s Law” by Domine Leenaerts Awards David Hodges Robert Keyes at IBM; Representative to CAS from SSCS Chapters Jan Van der Speigel Un-Ku Moon (4) “The Wider Impact of Moore’s Law,” Education CK Ken Yang Newsletter Editor: Meetings Anantha Chandrakasan by David Liddle at U.S. Venture Lewis Terman Membership Bruce Hecht Partners; IBM T. J. Watson Research Center Nominations Stephen H. Lewis (5) “Back to the Future, Part IV: Moore’s [email protected] Publications Bernhard Boser Fax: +1 914 945-4160 Law, The Legend, and the Man,” by For detailed contact information, see the Soci- Gene Meieren at Intel. ety e-News: www.ieee.org/portal/site/sscs We are also reprinting Dr. For questions regarding Society business, contact the SSCS Executive Office. Moore’s original articles on pages Contributions for the Winter 2007 issue of the Newsletter must be received by 33, 36, and 37. 8 November 2006 at the SSCS Executive Office. An Electronic Only Newsletter will be emailed to members in November. Deadline for that notice is 12 October. Thank you for taking the time to read the SSCS newsletter. We appre- Anne O’Neill, Executive Director Katherine Olstein, SSCS Administrator IEEE SSCS IEEE SSCS ciate all of your comments and feed- 445 Hoes Lane 445 Hoes Lane, back! Please send comments to Piscataway, NJ 08854 Piscataway, NJ 08854 [email protected]. Tel: +1 732 981 3400 Tel: +1 732 981 3410 Fax: +1 732 981 3401 Fax: +1 732 981 3401 M. Y. Lanzerotti Email: [email protected] Email: [email protected] 2 IEEE SSCS NEWSLETTER September 2006 sscs_NL0906r1 8/16/06 9:54 AM Page 3 Photo of Gordon Moore courtesy of Intel Sept 2006 Volume 20, Number 3 Editor’s Column . .2 President’s Message . .4 Editor’s Message . .4 RESEARCH HIGHLIGHTS Where CMOS is Going: Trendy Hype vs. Real Technology . .5 Overview of CMOS Technology Development in the MIRAI Project . .9 TECHNICAL LITERATURE Moore’s Law - The Genius Lives On . .18 The Mythology of Moore’s Law . .21 The Impact of Moore’s Law . .25 The Wider Impact of Moore’s Law . .28 Back to the Future, Part IV: Moore’s Law, the Legend, and the Man . .30 6 Craming More Components onto Integrated Circuits . .33 Progress in Digital Integrated Electronics . .36 Lithography and the Future of Moore’s Law . .37 PEOPLE Mishra and Popplewell Receive Predoctoral Fellowships for 2006-2007 43 Congratulations New Senior Members . .44 Tools: How to Write Readable Reports and Winning Proposals . .44 SSCS Membership Offers More for 2007 . .45 15 CHAPTER NEWS Serbia and Montenegro ED/SSC Chapter Promotes EE as a Career . .46 SSCS Taipei a Key Player in the Asian IC Community . .48 SSCS Subsidizes Short Course on Linear Regulator Design in Taipei . .50 CONFERENCES Challenges for the e-life at 2nd A-SSCC . .51 Van der Spiegel will Speak at IBERSENSOR 2006 . .52 ICCAD 2006 will Focus on Current Applications and Challenges Faced by Future Technologies . .52 32 CSIC Symposium Meets in San Antonio, 12-15 November, 2006 . .53 NEWS Try “Expert Now IEEE” for Free . .54 September 2006 IEEE SSCS NEWSLETTER 3 sscs_NL0906r1 8/16/06 9:54 AM Page 4 President's Message et me add my As I mentioned in the January SSCS-supported conferences con- welcome to Newsletter, the Solid-State Circuits tinue to be a vibrant part of society Lthe new SSCS Society is in good health. Our finan- activities. The recent VLSI Sym- Quarterly News. cial reserves have returned to near posia, held in June in Hawaii, were You will find a sub- their historic peak, and the AdCom highly successful. I encourage you stantial increase in approved the award of new Solid- to participate in one or more of the technical and society State Circuits Fellowships and expan- upcoming SSCS conferences this content, and we hope you will find the sion of both its Distinguished Lectur- fall: ESSCIRC (Montreaux, Switzer- new format and content appealing and er Program and support for Chapter land), CICC (San Jose, CA), BCTM useful. We are extremely fortunate to activities. Two awardees have been (Maastricht, Netherlands), and A- have Mary Lanzerotti as the new co- selected to receive Solid-State Cir- SSCC (Hangzhou, China). I hope to editor. Mary has done a terrific job in cuits Society PreDoctoral Fellow- see you at some of these meetings. developing the enhanced publication ships: Chinmaya Mishra, of Texas Also, please be sure to take advan- and bringing the project to fruition. A&M University in College Station, tage of the Distinguished Lecturer Please send us your comments and Texas and Peter Popplewell of Car- Program to enhance your local suggestions for improving the Quarter- leton University in Ottawa, Canada. I chapter meetings. ly News, as well as for technical topics congratulate our highly deserving that you would find of interest. winners of the latest fellowships. Richard C. Jaeger Editor’s Message t is with great exceptional publication. layout very helpful in finding infor- pleasure that I Mary has done a terrific job on mation in the issue. Iwelcome Mary this issue, making major changes in My thanks to the SSCS Officers Lanzerotti as co-edi- style and content. She also over- and Board, which enthusiastically tor of the SSCS saw the shift to a full-color publica- supported this upgrading of the News. We are very tion, which was no mean feat in newsletter. fortunate to have itself. The papers on Moore’s Law I hope you enjoy the new Mary join us. A very experienced give a very interesting range of newsletter and, as always, we wel- newsletter editor, she engineered a views on a law that has been a come your feedback. major upgrading of the LEOS driving icon of the industry. I think newsletter and made it into a truly you will find the new format and Lewis Terman 4 IEEE SSCS NEWSLETTER September 2006 sscs_NL0906r1 8/16/06 9:54 AM Page 5 RESEARCH HIGHLIGHTS Where CMOS is Going: Trendy Hype vs. Real Technology Tze-Chiang (T.C.) Chen, IBM Fellow, VP of Science and Technology, T.J. Watson Research Center, IBM Research Division he continuous and systematic increase in tran- insure at least another decade of continued CMOS sistor density and performance, guided by development.
Load more

Recommended publications
  • When Is a Microprocessor Not a Microprocessor? the Industrial Construction of Semiconductor Innovation I
    Ross Bassett When is a Microprocessor not a Microprocessor? The Industrial Construction of Semiconductor Innovation I In the early 1990s an integrated circuit first made in 1969 and thus ante­ dating by two years the chip typically seen as the first microprocessor (Intel's 4004), became a microprocessor for the first time. The stimulus for this piece ofindustrial alchemy was a patent fight. A microprocessor patent had been issued to Texas Instruments, and companies faced with patent infringement lawsuits were looking for prior art with which to challenge it. 2 This old integrated circuit, but new microprocessor, was the ALl, designed by Lee Boysel and used in computers built by his start-up, Four-Phase Systems, established in 1968. In its 1990s reincarnation a demonstration system was built showing that the ALI could have oper­ ated according to the classic microprocessor model, with ROM (Read Only Memory), RAM (Random Access Memory), and I/O (Input/ Output) forming a basic computer. The operative words here are could have, for it was never used in that configuration during its normal life­ time. Instead it was used as one-third of a 24-bit CPU (Central Processing Unit) for a series ofcomputers built by Four-Phase.3 Examining the ALl through the lenses of the history of technology and business history puts Intel's microprocessor work into a different per­ spective. The differences between Four-Phase's and Intel's work were industrially constructed; they owed much to the different industries each saw itselfin.4 While putting a substantial part ofa central processing unit on a chip was not a discrete invention for Four-Phase or the computer industry, it was in the semiconductor industry.
    [Show full text]
  • Outline ECE473 Computer Architecture and Organization • Technology Trends • Introduction to Computer Technology Trends Architecture
    Outline ECE473 Computer Architecture and Organization • Technology Trends • Introduction to Computer Technology Trends Architecture Lecturer: Prof. Yifeng Zhu Fall, 2009 Portions of these slides are derived from: ECE473 Lec 1.1 ECE473 Lec 1.2 Dave Patterson © UCB Birth of the Revolution -- What If Your Salary? The Intel 4004 • Parameters – $16 base First Microprocessor in 1971 – 59% growth/year – 40 years • Intel 4004 • 2300 transistors • Initially $16 Æ buy book • Barely a processor • 3rd year’s $64 Æ buy computer game • Could access 300 bytes • 16th year’s $27 ,000 Æ buy cacar of memory • 22nd year’s $430,000 Æ buy house th @intel • 40 year’s > billion dollars Æ buy a lot Introduced November 15, 1971 You have to find fundamental new ways to spend money! 108 KHz, 50 KIPs, 2300 10μ transistors ECE473 Lec 1.3 ECE473 Lec 1.4 2002 - Intel Itanium 2 Processor for Servers 2002 – Pentium® 4 Processor • 64-bit processors Branch Unit Floating Point Unit • .18μm bulk, 6 layer Al process IA32 Pipeline Control November 14, 2002 L1I • 8 stage, fully stalled in- cache ALAT Integer Multi- Int order pipeline L1D Medi Datapath RF @3.06 GHz, 533 MT/s bus cache a • Symmetric six integer- CLK unit issue design HPW DTLB 1099 SPECint_base2000* • IA32 execution engine 1077 SPECfp_base2000* integrated 21.6 mm L2D Array and Control L3 Tag • 3 levels of cache on-die totaling 3.3MB 55 Million 130 nm process • 221 Million transistors Bus Logic • 130W @1GHz, 1.5V • 421 mm2 die @intel • 142 mm2 CPU core L3 Cache ECE473 Lec 1.5 ECE473 19.5mm Lec 1.6 Source: http://www.specbench.org/cpu2000/results/ @intel 2006 - Intel Core Duo Processors for Desktop 2008 - Intel Core i7 64-bit x86-64 PERFORMANCE • Successor to the Intel Core 2 family 40% • Max CPU clock: 2.66 GHz to 3.33 GHz • Cores :4(: 4 (physical)8(), 8 (logical) • 45 nm CMOS process • Adding GPU into the processor POWER 40% …relative to Intel® Pentium® D 960 When compared to the Intel® Pentium® D processor 960.
    [Show full text]
  • 1 Intel CEO Remarks Pat Gelsinger Q2'21 Earnings Webcast July 22
    Intel CEO Remarks Pat Gelsinger Q2’21 Earnings Webcast July 22, 2021 Good afternoon, everyone. Thanks for joining our second-quarter earnings call. It’s a thrilling time for both the semiconductor industry and for Intel. We're seeing unprecedented demand as the digitization of everything is accelerated by the superpowers of AI, pervasive connectivity, cloud-to-edge infrastructure and increasingly ubiquitous compute. Our depth and breadth of software, silicon and platforms, and packaging and process, combined with our at-scale manufacturing, uniquely positions Intel to capitalize on this vast growth opportunity. Our Q2 results, which exceeded our top and bottom line expectations, reflect the strength of the industry, the demand for our products, as well as the superb execution of our factory network. As I’ve said before, we are only in the early innings of what is likely to be a decade of sustained growth across the industry. Our momentum is building as once again we beat expectations and raise our full-year revenue and EPS guidance. Since laying out our IDM 2.0 strategy in March, we feel increasingly confident that we're moving the company forward toward our goal of delivering leadership products in every category in which we compete. While we have work to do, we are making strides to renew our execution machine: 7nm is progressing very well. We’ve launched new innovative products, established Intel Foundry Services, and made operational and organizational changes to lay the foundation needed to win in the next phase of our company’s great history. Here at Intel, we’re proud of our past, pragmatic about the work ahead, but, most importantly, confident in our future.
    [Show full text]
  • Unsung Innovators: Lynn Conway and Carver Mead They Literally Wrote the Book on Chip Design
    http://www.computerworld.com/s/article/9046420/Unsung_innovators_Lynn_Conway_and_Carver_Mead Unsung innovators: Lynn Conway and Carver Mead They literally wrote the book on chip design By Gina Smith December 3, 2007 12:00 PM ET Computerworld - There is an analogy Lynn Conway brings up when trying to explain what is now known as the "Mead & Conway Revolution" in chip design history. Before the Web, the Internet had been chugging along for years. But it took the World Wide Web, and its systems and standards, to help the Internet burst into our collective consciousness. "What we had took off in that modern sort of way," says Conway today. Before Lynn Conway and Carver Mead's work on chip design, the field was progressing, albeit slowly. "By the mid-1970s, digital system designers eager to create higher-performance devices were frustrated by having to use off-the-shelf large-scale-integration logic," according to Electronic Design magazine, which inducted Mead and Conway into its Hall of Fame in 2002. The situation at the time stymied designers' efforts "to make chips sufficiently compact or cost- effective to turn their very large-scale visions into timely realities." But then Conway and Mead introduced their very large-scale integration (VLSI) methods for combining tens of thousands of transistor circuits on a single chip. And after Mead and Conway's 1980 textbook Introduction to VLSI Design -- and its subsequent storm through the nation's universities -- engineers outside the big semiconductor companies could pump out bigger and better digital chip designs, and do it faster than ever. Their textbook became the bible of chip designers for decades, selling over 70,000 copies.
    [Show full text]
  • 1. Definition of Computers Technically, a Computer Is a Programmable Machine
    1. Definition of computers Technically, a computer is a programmable machine. This means it can execute a programmed list of instructions and respond to new instructions that it is given. 2. What are the advantages and disadvantages of using computer? Advantages are : communication is improved, pay bill's online, people have access to things they would not have had before (for instance old people who cannot leave the house they can buy groceries online) Computers make life easier. The disadvantages are: scams, fraud, people not going out as much, we do not yet know the effects of computers and pregnancy or the emissions that computers make,. bad posture from sitting too long at a desk, repetitive strain injuries and the fact that most organizations expect everyone to own a computer. Year 1901 The first radio message is sent across the Atlantic Ocean in Morse code. 1902 3M is founded. 1906 The IEC is founded in London England. 1906 Grace Hopper is born December 9, 1906. 1911 Company now known as IBM on is incorporated June 15, 1911 in the state of New York as the Computing - Tabulating - Recording Company (C-T-R), a consolidation of the Computing Scale Company, and The International Time Recording Company. 1912 Alan Turing is born June 23, 1912. 1912 G. N. Lewis begins work on the lithium battery. 1915 The first telephone call is made across the continent. 1919 Olympus is established on October 12, 1919 by Takeshi Yamashita. 1920 First radio broadcasting begins in United States, Pittsburgh, PA. 1921 Czech playwright Karel Capek coins the term "robot" in the 1921 play RUR (Rossum's Universal Robots).
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • Intel Presentation Template Overview
    Intel 2016 Corporate Overview Updated September 2016 Intel is evolving. To a company that powers the data center and billions of smart, connected devices Intel’s Vision: If it’s smart and connected, it’s best with Intel. 2 Intel’s foundation: MOORE’S LAW History of Intel • 1968: Intel is founded by Robert Noyce and Gordon Moore • 1971: World’s first microprocessor • Now: Innovation that expands the reach and promise of computing 4 Executing to Moore’s Law Enabling new devices with higher functionality and complexity while controlling power, cost, and size Strained Silicon Hi-K Metal Gate 3D Transistors 90 nm 65 nm 45 nm 32 nm 22 nm 14 nm 10 nm 7 nm 5 Intel’s IDM Advantage Process Technology Intel Architecture Product Design Co-Optimized Process & Product Common Co-Optimized Architecture & Software Common Best Performance, Power, Security TOOLS Rapid Product Ramp GOALS Software Manufacturing Packaging 6 Intel is evolving Virtuous Cycle of Growth: our technology drives experiences 8 Intel delivers end to end solutions New Memory Client IOT Data Center Security Programmable Technologies Solutions Solutions 9 intel software: extensive Value Things Network Cloud/Data Center Wind River® Intel® Developer Zone Platform Security Simics Intel® Context Sensing Intel® CoFluent™ Technology Enabling Ecosystem Ecosystem Brillo OS …among others… Enabling 10 Intel is changing the world Corporate Responsibility at Intel Environmental Sustainability Supply Chain Responsibility Diversity & Inclusion Social Impact www.intel.com/responsibility www.intel.com/diversity 12 Barron’s. World’s Most Respected Companies Corporate Knights. Global 100 Most Sustainable Corporations Corporate Responsibility Magazine. 100 Best Corporate Citizens (17th year) Diversity MBA magazine.
    [Show full text]
  • Evolution of Microprocessor Performance
    EvolutionEvolution ofof MicroprocessorMicroprocessor PerformancePerformance So far we examined static & dynamic techniques to improve the performance of single-issue (scalar) pipelined CPU designs including: static & dynamic scheduling, static & dynamic branch predication. Even with these improvements, the restriction of issuing a single instruction per cycle still limits the ideal CPI = 1 Multiple Issue (CPI <1) Multi-cycle Pipelined T = I x CPI x C (single issue) Superscalar/VLIW/SMT Original (2002) Intel Predictions 1 GHz ? 15 GHz to ???? GHz IPC CPI > 10 1.1-10 0.5 - 1.1 .35 - .5 (?) Source: John P. Chen, Intel Labs We next examine the two approaches to achieve a CPI < 1 by issuing multiple instructions per cycle: 4th Edition: Chapter 2.6-2.8 (3rd Edition: Chapter 3.6, 3.7, 4.3 • Superscalar CPUs • Very Long Instruction Word (VLIW) CPUs. Single-issue Processor = Scalar Processor EECC551 - Shaaban Instructions Per Cycle (IPC) = 1/CPI EECC551 - Shaaban #1 lec # 6 Fall 2007 10-2-2007 ParallelismParallelism inin MicroprocessorMicroprocessor VLSIVLSI GenerationsGenerations Bit-level parallelism Instruction-level Thread-level (?) (TLP) 100,000,000 (ILP) Multiple micro-operations Superscalar /VLIW per cycle Simultaneous Single-issue CPI <1 u Multithreading SMT: (multi-cycle non-pipelined) Pipelined e.g. Intel’s Hyper-threading 10,000,000 CPI =1 u uuu u u Chip-Multiprocessors (CMPs) u Not Pipelined R10000 e.g IBM Power 4, 5 CPI >> 1 uuuuuuu u AMD Athlon64 X2 u uuuuu Intel Pentium D u uuuuuuuu u u 1,000,000 u uu uPentium u u uu i80386 u i80286
    [Show full text]
  • Increasing Business Agility Through Digital Transformation
    Increasing Business Agility Through Digital Transformation VMware IT Performance Annual Report 2019 At VMware, we have a deep and long-standing commitment to helping shape tech as a force for ‘‘ good in the world. That begins with good engineering, and one of the best examples of world-class engineering is our own IT department. VMware IT puts all VMware products to work PAT GELSINGER within our own operations—testing, scaling and CHIEF EXECUTIVE OFFICER VMWARE validating for a demanding customer base of VMware engineers and users. VMware IT is then able to actively engage with customers about the reality of operations in a complex, large- scale, enterprise environment, while ensuring ‘‘ that everything also meets productivity, agility, security and resiliency requirements. I couldn’t be prouder of these efforts and VMware IT. Table of Contents Welcome from the CIO 2 Embracing New Ways of Operating 5 Creating an Agile Enterprise Through App Modernization 19 Building on an Infrastructure Primed for Transformation 24 Transforming Business Through IT Innovation 29 Contact Us 30 1 | ANNUAL REPORT 2019 Welcome from the CIO I write this annual letter with a sense of pride about our company and our thousands of employees in the IT organization around the world driving our transformation. At VMware, our core philosophy is around people and process first, followed by technology. We’re creating a workplace of the future that makes it easier for colleagues to access the tools they need to be productive. We’re employing new technologies and launching innovative initiatives designed to enhance efficiency, boost productivity, improve engagement with business partners and customers, and increase business agility.
    [Show full text]
  • Intel CEO Remarks Q1'21 Earnings Webcast April 22, 2021
    Intel CEO Remarks Q1’21 Earnings Webcast April 22, 2021 Pat Gelsinger, Intel CEO Good afternoon everyone. It’s a pleasure to be with you for my first earnings call. I consider it an honor to be CEO of this great company. Thanks for joining. Intel delivered a strong Q1 that beat our January guide on both the top and bottom line, driven by exceptional demand for our products and exquisite execution by our team. We shipped a record volume of notebook CPUs. We launched new competitive Intel® Core™ and Xeon® processors. Mobileye had its best quarter ever. With tremendous industry support, we unveiled our IDM 2.0 strategy, setting a bold new course for technology leadership at Intel. The response from employees, partners and customers has been incredible. Our teams are re- invigorated, innovating and executing. It’s amazing to be back at Intel ... and Intel is back. Before George takes you through the financial details of the quarter, I’ll begin with the industry trends we’re seeing and why Intel is well positioned to aggressively capitalize on them. Said simply, Intel is the only company with the depth and breadth of software, silicon and platforms, and packaging and process with at-scale manufacturing that customers can depend on for their next-generation innovations. There are four superpowers driving digital transformation: cloud, connectivity, artificial intelligence and the intelligent edge. Intel’s mission, and we are uniquely positioned to do so, is to help customers harness these superpowers to improve the lives of every human on the planet The digitization of everything was markedly accelerated by COVID and has spurred innovation and new models of working, learning, interacting and caring.
    [Show full text]
  • Countering the Bohr Thralldom
    Preprints (www.preprints.org) | NOT PEER-REVIEWED | Posted: 27 July 2021 Countering the Bohr Thralldom Curtis Lacy University of Washington Ph.D. Physics 1970, now retired ORCID 0000-00034-2506-2171, [email protected] Keywords: superposition of states, observable, superluminal, Copenhagen interpretation of quantum mechanics Abstract The Copenhagen interpretation of quantum mechanics and the notion of superposition of states are examined and found problematical. Introduction In 2013, a short article by Carver Mead1 appeared online,2 in which he deplores the stultifying effect of competition for position and influence by the pioneers and originators of contemporary science, particularly relativity and quantum mechanics. In his words, "A bunch of big egos got in the way", and stalled the revolution which had started in the early twentieth century. Mead recounts the story of Niels Bohr and Werner Heisenberg laughing at Charles Townes, inventor of the maser and laser, when he presented his ideas to them. They dismissed him with the condescending judgment that he didn’t understand how quantum mechanics works. The subsequent development of laser technology constitutes a cogent reminder of the perils inherent in casual dismissal of novel ideas. Mead also expresses concern regarding the subsequent development of physics in the twentieth century. The opening statement in his book Collective Electrodynamics declares “It is my firm belief that the last seven decades of the twentieth century will be characterized in history as the dark ages of theoretical physics”. The present note proposes that the currently accepted picture of quantum mechanics, the so-called Copenhagen interpretation of quantum mechanics (hereinafter CIQM), brings in its wake certain difficulties which call for further consideration, perhaps even a thorough revision.
    [Show full text]
  • Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09
    High Performance Computing Course #: CSI 440/540 High Perf Sci Comp I Fall ‘09 Mark R. Gilder Email: [email protected] [email protected] CSI 440/540 This course investigates the latest trends in high-performance computing (HPC) evolution and examines key issues in developing algorithms capable of exploiting these architectures. Grading: Your grade in the course will be based on completion of assignments (40%), course project (35%), class presentation(15%), class participation (10%). Course Goals Understanding of the latest trends in HPC architecture evolution, Appreciation for the complexities in efficiently mapping algorithms onto HPC architectures, Familiarity with various program transformations in order to improve performance, Hands-on experience in design and implementation of algorithms for both shared & distributed memory parallel architectures using Pthreads, OpenMP and MPI. Experience in evaluating performance of parallel programs. Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 2 Grades 40% Homework assignments 35% Final project 15% Class presentations 10% Class participation Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 3 Homework Usually weekly w/some exceptions Must be turned in on time – no late homework assignments will be accepted All work must be your own - cheating will not be tolerated All references must be sited Assignments may consist of problems, programming, or a combination of both Mark R. Gilder CSI 440/540 – SUNY Albany Fall '08 4 Homework (continued) Detailed discussion of your results is expected – the program is only a small part of the problem Homework assignments will be posted on the class website along with all of the lecture notes ◦ http://www.cs.albany.edu/~gilder Mark R.
    [Show full text]