DOCSLIB.ORG

Self-Repair of Uncore Components in Robust System-On-Chips: an Opensparc T2 Case Study

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Self-Repair of Uncore Components in Robust System-On-Chips: an Opensparc T2 Case Study Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study Yanjing Li1,2 Eric Cheng1 Samy Makar1 Subhasish Mitra1 1Stanford University 2Intel Corporation Stanford, CA 94305 USA Santa Clara, CA 95054 USA Abstract uncore components 1 because they can account for a significant Self-repair replaces/bypasses faulty components in a system-on- proportion of the overall area of a multi-core SoC. In this paper, we use chip (SoC) to keep the system functioning correctly even in the presence this term to refer to non-processor logic components such as various of permanent faults. Such faults may result from early-life failures, controllers (e.g., cache / DRAM / I/O controllers) and accelerators (e.g., circuit aging, and manufacturing defects and variations. Unlike on-chip network offload engines). In the industrial OpenSPARC T2 SoC that memories, processor cores, and networks-on-chip, little attention has supports 8 cores and 64 hardware threads [OpenSPARC], the logic area been paid to self-repair of uncore components (e.g., cache controllers, (excluding all SRAM modules, e.g., cache memories and queues/buffers) memory controllers, and I/O controllers) that occupy significant of uncore components is comparable to that of processor cores (Fig. 1). portions of multi-core SoCs. In this paper, we present new techniques If any uncore component fails, the entire SoC can stop functioning that utilize architectural features to achieve self-repair of uncore correctly. For example, if a fault occurs in the logic that indicates components while incurring low area, power, and performance costs. whether a DRAM request is valid in a DRAM controller, requests to that We demonstrate the effectiveness and practicality of our techniques, controller can be dropped, which can result in system hang. Hence, self- using the industrial OpenSPARC T2 SoC with 8 processor cores that repair of uncore components is essential. support 64 hardware threads. Our key results are: Logic area of 1. Our techniques enable effective self-repair of any single faulty processor cores uncore component with 7.5% post-layout chip-level area impact and 3% Logic area of 11.8% power impact. In contrast, existing redundancy techniques impose high uncore components (e.g., 16%) area costs. Our techniques do not incur any performance 12.2% impact in fault-free systems. In the presence of a single faulty uncore Memories component, there can be a 5% application performance impact. 76% 2. Our techniques are capable of self-repairing multiple faulty uncore components without any additional area impact, but with Figure 1. Area breakdown of OpenSPARC T2 [Li 10]. graceful degradation of application performance. Self-repair techniques that utilize spare units, i.e., sparing-based 3. Our techniques achieve high self-repair coverage of 97.5% in the techniques, can be expensive for uncore components. For example, a presence of a single fault. self-repair technique which uses one spare component for each uncore Our self-repair techniques also enable flexible tradeoffs between component “type” incurs high chip-level area cost of 16% (optimistic, self-repair coverage and area costs. For example, 75% self-repair before place-and-route) for OpenSPARC T2 (Sec. 2). We overcome this coverage can be achieved with 3.2% post-layout chip-level area impact. challenge of high self-repair costs of existing techniques, and make the 1. Introduction following contributions: Permanent faults or hard failures, such as those caused by early- 1. We present two self-repair techniques, Enhanced Resource life failures, circuit aging, and manufacturing defects and variations, Reallocation and Sharing (ERRS) and Sparing through Hierarchical pose major reliability challenges in advanced CMOS technologies Exploration (SHE), and demonstrate their effectiveness and practicality [Agostinelli 05, Borkar 05, 07, Hicks 08, Nassif 12, Van Horn 05]. To using the open-source OpenSPARC T2 SoC with 8 processor cores that enable robust systems with built-in tolerance to permanent faults, the support 64 hardware threads. following steps must work together in a holistic fashion during the 2. ERRS and SHE enable effective self-repair of any single faulty manufacturing process and in the field: uncore component with 7.5% chip-level area impact (after place-and- • Detection of permanent faults. Permanent faults can be detected route), 3% chip-level power impact, and 5% application performance either during manufacturing test (including burn-in), or in the field using impact in the presence of a single faulty component. ERRS and SHE do techniques such as concurrent error detection [Mitra 00], circuit failure not introduce any performance impact in fault-free systems. prediction [Agarwal 07, Karl 08, Kim 10], and online self-test and 3. ERRS is capable of self-repairing multiple faulty uncore diagnostics [Constantinides 07, Li 08, 10]. components without incurring additional area costs. As the number of faulty components increases, the system experiences graceful • Diagnosis to narrow down permanent fault location(s). performance degradation (i.e., it takes longer to execute target • Self-repair to replace/bypass faulty components (i.e., components applications). For example, ERRS allows up to 4 L2 cache bank with permanent faults), so that the system keeps functioning correctly controllers and 2 DRAM controllers to be simultaneously faulty, with even in the presence of permanent faults. Self-repair is distinct from self- application performance impact of 11.4%. tuning of system parameters (e.g., frequency, voltage, or body bias) to 4. We quantify the effectiveness of ERRS and SHE using a self- compensate for delay degradation due to circuit aging [Mintarno 11, repair coverage metric, which is defined as the probability that the Tiwari 08]. • uncore components function correctly for a given number of faults (Sec. If permanent faults are detected in the field, an additional 4.4). ERRS and SHE achieve 97.5% self-repair coverage in the presence recovery step may be required to correct corrupt system data and states, of a single fault, and over 86.1% self-repair coverage even in the e.g., using checkpointing and rollback [Elnozahy 02, Nakano 06]. presence of a large number of faults. In this paper, we focus on self-repair. Although our primary Our self-repair techniques enable flexible tradeoffs between area, objective is to overcome reliability challenges due to permanent faults, power, and performance costs and self-repair coverage. For example, as our techniques may also be used for yield improvement after shown in Fig. 2, we achieve 74.9% single-fault self-repair coverage manufacturing. (self-repair coverage in the presence of a single fault, details in Sec. 4.4) Previous work on self-repair mostly targets memories, processor cores, interconnection networks, and FPGAs. In contrast, we focus on 1 May also be referred to as “nest,” “outside-core,” or “northbridge” components. 1 Paper 8.1 INTERNATIONAL TEST CONFERENCE 1978-1-4799-0859-2/13/$31.00 ©2013 IEEE with only 3.2% area (post-layout), 2.8% power, and 5% performance emulation engine with those of the component periodically for short impact (in the presence of a single faulty component) using ERRS alone. intervals of time to detect permanent faults. The emulation engine may With SHE and ERRS, single-fault self-repair coverage increases to also be used to emulate the functionalities of a faulty component for self- 97.5% while post-layout area, power, and performance impact (for a repair. However, the area and performance costs for self-repairing single faulty component) is 7.5%, 3%, and 5%, respectively. arbitrary faulty components using an emulation engine may be high. 100 97.5% • ABFT (Algorithm-Based Fault Tolerance) utilizes special 74.9% application properties, e.g., matrix operations [Huang 84], to achieve ERRS+SHE low-cost fault-tolerance. However, ABFT is not generally applicable for Single-Fault (3.0% power, 5% perf. for 50 arbitrary applications. Self-Repair ERRS single faulty component) Coverage (%) (2.8% power, 5% perf. for Given their generality, we mainly consider sparing-based single faulty component) techniques in this paper. We quantify the area costs of three existing 0 3.2% 7.5% sparing-based techniques (Fig. 3) for OpenSPARC T2 [OpenSPARC]. 0.00 3.75 7.50 As discussed later in Sec. 4.1, power costs of sparing-based techniques Post-Layout Chip-Level Area Overhead (%) can be low if proper power-gating techniques are used. Figure. 2. Single-fault self-repair coverage vs. chip-level area, 1. Component-type sparing (Fig. 3a) allocates one spare unit for power, and performance costs of ERRS and SHE on each component type; i.e., a single spare is used for multiple identical OpenSPARC T2. ERRS and SHE do not introduce performance instances of the same component. The spare unit includes all logic and impact in fault-free systems. SRAM modules (e.g., queues and buffers) inside a component instance. For self-repair during system operation, permanent faults must first If multiple faulty components of the same type need to be tolerated, be detected and localized. We achieve both objectives using a low-cost more spare units are required. online self-test and diagnostics technique called CASP [Li 08, 10], 2. Logic sparing [Allsup 10, Mirza 12a] (Fig. 3b) duplicates the which introduces only 1% chip-level area and power impact for logic portion of each component (in contrast to each component type). It OpenSPARC T2 (Appendix A). For ERRS and SHE, faults only need to excludes SRAM modules for which self-repair techniques exist (e.g., be localized to hardware blocks that can be replaced/bypassed. Hence, [Aitken 04]). Multiple faulty components may be tolerated using logic we do not require highly fine-grained diagnosis techniques that localize sparing since a spare unit is not shared by multiple components.
Load more

Recommended publications
  • Day 2, 1640: Leveraging Opensparc
    Leveraging OpenSPARC ESA Round Table 2006 on Next Generation Microprocessors for Space Applications G.Furano, L.Messina – TEC-EDD OpenSPARC T1 • The T1 is a new-from-the-ground-up SPARC microprocessor implementation that conforms to the UltraSPARC architecture 2005 specification and executes the full SPARC V9 instruction set. Sun has produced two previous multicore processors: UltraSPARC IV and UltraSPARC IV+, but UltraSPARC T1 is its first microprocessor that is both multicore and multithreaded. • The processor is available with 4, 6 or 8 CPU cores, each core able to handle four threads. Thus the processor is capable of processing up to 32 threads concurrently. • Designed to lower the energy consumption of server computers, the 8-cores CPU uses typically 72 W of power at 1.2 GHz. G.Furano, L.Messina – TEC-EDD 72W … 1.2 GHz … 90nm … • Is a cutting edge design, targeted for high-end servers. • NOT FOR SPACE USE • But, let’s see which are the potential spin-in … G.Furano, L.Messina – TEC-EDD Why OPEN ? On March 21, 2006, Sun made the UltraSPARC T1 processor design available under the GNU General Public License. The published information includes: • Verilog source code of the UltraSPARC T1 design, including verification suite and simulation models • ISA specification (UltraSPARC Architecture 2005) • The Solaris 10 OS simulation images • Diagnostics tests for OpenSPARC T1 • Scripts, open source and Sun internal tools needed to simulate the design and to do synthesis of the design • Scripts and documentation to help with FPGA implementation
    [Show full text]
  • Sparc Enterprise T5440 Server Architecture
    SPARC ENTERPRISE T5440 SERVER ARCHITECTURE Unleashing UltraSPARC T2 Plus Processors with Innovative Multi-core Multi-thread Technology White Paper July 2009 TABLE OF CONTENTS THE ULTRASPARC T2 PLUS PROCESSOR 0 THE WORLD'S FIRST MASSIVELY THREADED SYSTEM ON A CHIP (SOC) 0 TAKING CHIP MULTITHREADED DESIGN TO THE NEXT LEVEL 1 ULTRASPARC T2 PLUS PROCESSOR ARCHITECTURE 3 SERVER ARCHITECTURE 8 SYSTEM-LEVEL ARCHITECTURE 8 CHASSIS DESIGN INNOVATIONS 13 ENTERPRISE-CLASS MANAGEMENT AND SOFTWARE 19 SYSTEM MANAGEMENT TECHNOLOGY 19 SCALABILITY AND SUPPORT FOR INNOVATIVE MULTITHREADING TECHNOLOGY21 CONCLUSION 28 0 The UltraSPARC T2 Plus Processors Chapter 1 The UltraSPARC T2 Plus Processors The UltraSPARC T2 and UltraSPARC T2 Plus processors are the industry’s first system on a chip (SoC), supplying the most cores and threads of any general-purpose processor available, and integrating all key system functions. The World's First Massively Threaded System on a Chip (SoC) The UltraSPARC T2 Plus processor eliminates the need for expensive custom hardware and software development by integrating computing, security, and I/O on to a single chip. Binary compatible with earlier UltraSPARC processors, no other processor delivers so much performance in so little space and with such small power requirements letting organizations rapidly scale the delivery of new network services with maximum efficiency and predictability. The UltraSPARC T2 Plus processor is shown in Figure 1. Figure 1. The UltraSPARC T2 Plus processor with CoolThreads technology 1 The UltraSPARC
    [Show full text]
  • Opensparc – an Open Platform for Hardware Reliability Experimentation
    OpenSPARC – An Open Platform for Hardware Reliability Experimentation Ishwar Parulkar and Alan Wood Sun Microsystems, Inc. James C. Hoe and Babak Falsafi Carnegie Mellon University Sarita V. Adve and Josep Torrellas University of Illinois at Urbana- Champaign Subhasish Mitra Stanford University IEEE SELSE 4 - March 26, 2008 www.OpenSPARC.net Outline 1.Chip Multi-threading (CMT) 2.OpenSPARC T2 and T1 processors 3.Reliability in OpenSPARC processors 4.What is available in OpenSPARC 5.Current university research using OpenSPARC 6.Future research directions IEEE SELSE 4 – March 26, 2008 2 www.OpenSPARC.net World's First 64-bit Open Source Microprocessor OpenSPARC.net Governed by GPLv2 Complete processor architecture & implementation Register Transfer Level (RTL) Hypervisor API Verification suite and architectural models Simulation model for operating system bringup on s/w IEEE SELSE 4 – March 26, 2008 3 www.OpenSPARC.net Chip Multithreading (CMT) Instruction- Low Low Low Medium Low High level Parallelism Thread-level Parallelism High High High High High Instruction/Data Large Large Medium Large Large Working Set Data Sharing Low Medium High Medium High Medium IEEE SELSE 4 – March 26, 2008 4 www.OpenSPARC.net Memory Bottleneck Relative Performance 10000 CPU Frequency DRAM Speeds 1000 2 Years 100 Every Gap 2x -- CPU 6 10 -- 2x Every DRAM Years 1 1980 1985 1990 1995 2000 2005 Source: Sun World Wide Analyst Conference Feb. 25, 2003 IEEE SELSE 4 – March 26, 2008 5 www.OpenSPARC.net Single Threading HURRY Up to 85% Cycles Waiting for Memory
    [Show full text]
  • Marrying Prediction and Segmentation to Identify Sales Leads
    Marrying Prediction and Segmentation to Identify Sales Leads Jim Porzak, The Generations Network Alex Kriney, Sun Microsystems February 19, 2009 1 Business Challenge ● In 2005 Sun Microsystems began the process of open-sourcing and making its software stack freely available ● Many millions of downloads per month* ● Heterogeneous registration practices ● Multichannel (web, email, phone, in- person) and multitouch marketing strategy ● 15%+ response rates; low contact-to-lead ratio ● Challenge: Identify the sales leads * Solaris, MySQL, GlassFish, NetBeans, OpenOffice, OpenSolaris, xVM Virtualbox, JavaFX, Java, etc. Sun Confidential: Internal Only 2 The Project ● Focus on Solaris 10 (x86 version) ● Data sources: download registration, email subscriptions, other demographics databases, product x purchases ● What are the characteristics of someone with a propensity to purchase? ● How can we become more efficient at identifying potential leads? ● Apply learnings to marketing strategy for all products and track results Sun Confidential: Internal Only 3 Predictive Models Employed ● Building a purchase model using random forests ● Creating prospect persona segmentation using cluster analysis Sun Confidential: Internal Only 4 Random Forest Purchase Model Sun Confidential: Internal Only 5 Random Forests • Developed by Leo Breiman of Cal Berkeley, one of the four developers of CART, and Adele Cutler, now at Utah State University. • Accuracy comparable with modern machine learning methods. (SVMs, neural nets, Adaboost) • Built in cross-validation using “Out of Bag” data. (Prediction error estimate is a by product) • Large number candidate predictors are automatically selected. (Resistant to over training) • Continuous and/or categorical predicting & response variables. (Easy to set up.) • Can be run in unsupervised for cluster discovery. (Useful for market segmentation, etc.) • Free Prediction and Scoring engines run on PC’s, Unix/Linux & Mac’s.
    [Show full text]
  • Industry Perspective on Chip Multi-Threading: Bridging the Gap with Academia Using Opensparc Dwayne Lee Opensparc Community Manager
    Industry perspective on Chip Multi-Threading: Bridging the gap with academia using OpenSPARC Dwayne Lee OpenSPARC Community Manager Shrenik Mehta Senior Director, Frontend Technologies & OpenSPARC Program Microelectronics Sun Microsystems, Inc. www.opensparc.net Agenda 1.Chip Multi-Threading (CMT) Era 2.Microarchitecture of OpenSPARC T1 3.OpenSPARC T1 Program 4.OpenSPARC in Academia www.opensparc.net Workshop on Computer Architecture Education, June 9 2007, San Diego 2 Making the Right Waves Chip Multi-threading (CoolThreadsTM) Symmetrical Multi-processing (SMP) e c n Reduced Instruction Set a m Computing (RISC) r o f r e P / e c i r P d e v o r p m I 1980 1990 2000 2010 www.opensparc.net Workshop on Computer Architecture Education, June 9 2007, San Diego 3 The Processor Growth Single Chip Multiprocessors Multiple cores Integer Unit Data Center >350M xstors <20K gates 1982 1990 1998 2005 RISC SMP RAS SWAP 32 bit 64 bit CMT VIS 1.0 Hypervisor Source: Sun Network San Francisco, NC03Q3, Sep. 17, 2003 The Big Bang Is Happening— Four Converging Trends Network Computing Is Moore’s Law Thread Rich A fraction of the die can Web services, JavaTM already build a good applications, database processor core; how am I transactions, ERP . going to use a billion transistors? Worsening Growing Complexity Memory Latency of Processor Design It’s approaching 1000s Forcing a rethinking of of CPU cycles! Friend or foe? processor architecture – modularity, less is more, time-to-market www.opensparc.net Workshop on Computer Architecture Education, June 9 2007,
    [Show full text]
  • Kutztown CSC Multiprocessors, Page 1 Using The
    Using the Three Multiprocessor Servers from the 2009 Sun Microsystems Grant Dale E. Parson, http://faculty.kutztown.edu/parson, Summer 2010 Version 2, January 2012 I. Introduction Acknowledgements January 2012: This originally unplanned extension of the summer 2010 report, completed during winter break 2011-2012, has been made possible by a Parallelism in the Classroom Microgrant from Intel Corporation. The updates to the benchmarks reported in this document represent one component of the work completed thanks to the Intel grant. Other curricular components relating to the CSC 580 Special Topics course in Multiprocessor Programming from spring 2011, and the CSC 480 Special Topics course in Multiprocessor Programming from spring 2012, have benefited from the Intel grant as well. They are reported in separate documents, since they were not parts of the summer 2010 study. In addition, thanks go to the NVIDIA Corporation for the donation of a C2070 Tesla GPU (graphical processing unit) card to our department. I will be using that card housed within an Intel-based multicore PC purchased by Kutztown University to perform algorithm research reported outside the scope of this report. All code and documentation reported herein will be contributed to Intel’s Academic Communities' Educational Exchange under the Creative Commons 3 open-source copyright. The major addition in this January 2012 revision of this report is the inclusion of measurements from an Intel-based multiprocessor PC in the benchmark reports. Subsections tagged with January 2012 contain most of the added information. Start of Original Report This document is an outcome of a study that I conducted over the 2009-2010 academic year and the summer of 2010, with the summer work funded by a PASSHE Faculty Professional Development Grant, in order to determine ways to integrate the three multiprocessor servers that we received from Sun Microsystems at the end of summer 2009 into the computer science curriculum at Kutztown University.
    [Show full text]
  • Opensparc T1
    OpenSPARC T1 Raju Joshi Sun Microsystems, Inc. Agenda • Changing Marketplace driving CMT • UltraSPARC T1 • OpenSPARC T1 Details • OpenSPARC Community 2 Mapping Workloads to System Requirements Highly Threaded Search Data Warehousing Web Proxy Caching Meteorology/Climate Simulation Web Data Analysis J2EE Appl Servers Web Serving Nuclear Simulation/Weapons Modeling Streaming Media OLTP Database Security Datata File Server Bioinformatics Seismic Analysis, ERP (SAP R3) Directory Reservoir Modeling Application Compilation Storage Thermodynamics Batch Compute Grid Network Intensive HPC Application Genomics Compute Intensive HPC Application Compute EAI Servers Structural Analysis Electronic Design Simulation Workgroup Application Development Financial Risk/Portfolio Analysis Monte Carlo Simulation Commercial Technical Single Threaded Single Threaded 3 Attributes of Commercial Workloads Web Services Client Server Data Warehouse TIER1 TIER2 TIER3 SAP 2T SAP 3T DSS Attribute Web App Serv Data (DB) (TPC-H) (Web99) (JBB) (TPC-C) Application Web Server OLTP ERP ERP DSS Category Server Java Instruction-level Parallelism Low Low Low Medium Low High Thread-level Parallelism High High High High High High Instruction/Data Working Set Large Large Large Medium Large Large Data Sharing Low Medium High Medium High Medium 4 Memory Bottleneck Relative Performance 10000 CPU Frequency 2x Every 2 Years DRAM Speeds 1000 100 Gap 10 2x Every 6 Years 1 1980 1985 1990 1995 2000 2005 Source: Sun World Wide Analyst Conference Feb. 25, 2003 5 Typical Complex High Frequency
    [Show full text]
  • INTEREST Integrating Research and Standardisation
    Contract No: 503 594 INTEREST Integrating Research and Standardisation STREP Priority 8 D04 - Report on Case Studies Due Date: 31st of January 2006 Delivery Date: 16th of March, 2006 Project co-funded by the European Commission within the Sixth Framework Programme (2002-2006) Dissemination Level PU Public PP Restricted to other programme participants (including the XXXXXXXX Commission Services) RE Restricted to a group specified by the consortium (including the Commission Services) CO Confidential, only for members of the consortium (including the Commission) 1 Content 1 Introduction.............................................................................................................5 1.1 The relationship between research and standardization.................................5 1.2 Organization of the report................................................................................7 Part one: case studies on the interface between research and standardisation....9 2 Introducing the ten organizational case studies ...............................................11 2.1 Structure of Part one .....................................................................................12 3 Research and Technology Organisations: five cases ......................................13 3.1 Introduction....................................................................................................13 3.2 SINTEF: The Foundation for Scientific and Industrial Research at the Norwegian Institute of Technology................................................................14
    [Show full text]
  • A Multicore Computing Platform for Benchmarking
    A MULTICORE COMPUTING PLATFORM FOR BENCHMARKING DYNAMIC PARTIAL RECONFIGURATION BASED DESIGNS by DAVID A. THORNDIKE Submitted in partial fulfillment of the requirements For the degree of Master of Science Thesis Advisor: Dr. Christos A. Papachristou Department of Electrical Engineering and Computer Science CASE WESTERN RESERVE UNIVERSITY August, 2012 CASE WESTERN RESERVE UNIVERSITY SCHOOL OF GRADUATE STUDIES We hereby approve the thesis/dissertation of David A. Thorndike candidate for the Master of Science degree *. (signed) Christos A.Papachristou (chair of the committee) Francis L. Merat Francis G. Wolff (date) June 1, 2012 *We also certify that written approval has been obtained for any proprietary material contained therein. Table of Contents List of Figures ................................................................................................................... iii List of Tables .................................................................................................................... iv Abstract .............................................................................................................................. v 1. Introduction .................................................................................................................. 1 1.1 Motivation .......................................................................................................... 1 1.2 Contributions ...................................................................................................... 2 1.3 Thesis Outline
    [Show full text]
  • Opensparc T2 Processor Design and Verification User's Guide
    OpenSPARC™ T2 Processor Design and Verification User’s Guide Sun Microsystems, Inc. www.sun.com Part No. 820-2729-12 November 2008, Revision A Submit comments about this document at: http://www.sun.com/hwdocs/feedback Copyright 2008 Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, California 95054, U.S.A. All rights reserved. Sun Microsystems, Inc. has intellectual property rights relating to technology that is described in this document. In particular, and without limitation, these intellectual property rights may include one or more of the U.S. patents listed at http://www.sun.com/patents and one or more additional patents or pending patent applications in the U.S. and in other countries. This document and the product to which it pertains are distributed under licenses restricting their use, copying, distribution, and decompilation. No part of the product or of this document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and in other countries, exclusively licensed through X/Open Company, Ltd. Sun, Sun Microsystems, the Sun logo, Java, AnswerBook2, docs.sun.com, and Solaris are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and in other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc.
    [Show full text]
  • ASIC DESIGN of the OPENSPARC T1 PROCESSOR CORE By
    ASIC DESIGN OF THE OPENSPARC T1 PROCESSOR CORE By Mohamed Mahmoud Mohamed Farag A Thesis Submitted to the Faculty of Engineering at Cairo University in Partial Fulfillment of the Requirements for the Degree of MASTER OF SCIENCE in ELECTRONICS AND COMMUNICATIONS ENGINEERING FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2013 I ASIC DESIGN OF THE OPENSPARC T1 PROCESSOR CORE By Mohamed Mahmoud Mohamed Farag A Thesis Submitted to the Faculty of Engineering at Cairo University in Partial Fulfillment of the Requirements for the Degree of MASTER OF SCIENCE in ELECTRONICS AND COMMUNICATIONS ENGINEERING Under the Supervision of Prof. Dr. Serag El-Din Habib Dr. Hossam A. H. Fahmy Professor of Electronics Associate Professor Electronics and Communications Electronics and Communications Department Department Faculty of Engineering, Cairo University Faculty of Engineering, Cairo University FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2013 II ASIC DESIGN OF THE OPENSPARC T1 PROCESSOR CORE By Mohamed Mahmoud Mohamed Farag A Thesis Submitted to the Faculty of Engineering at Cairo University in Partial Fulfillment of the Requirements for the Degree of MASTER OF SCIENCE in ELECTRONICS AND COMMUNICATIONS ENGINEERING Approved by the Examining Committee ____________________________ Prof. Dr. El Sayed Mostafa Saad, External Examiner ____________________________ Prof. Dr. Ibrahim Mohamed Qamar, Internal Examiner ____________________________ Prof. Dr. Serag El-Din Habib, Thesis Main Advisor ____________________________ Dr. Hossam A. H. Fahmy, Thesis Advisor FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2013 III Engineer’s Name: Mohamed Mahmoud Mohamed Farag Date of Birth: 29/12/1985 Nationality: Egyptian Insert photo here E-mail: [email protected] Phone: 01068823040 Address: 7 Ramzy Farag Street – Al Haram Registration Date: …./…./…….
    [Show full text]
  • Opensparc Program
    OpenSPARC Program David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. www.OpenSPARC.net www.OpenSPARC.net 1 64 bits, 64 threads, and free Agenda • What is OpenSPARC? • OpenSPARC University Program • OpenSPARC Resources www.OpenSPARC.net 2 64 bits, 64 threads, and free® The open-source versions of Sunʼs UltraSPARC T1 & T2 microprocessors, chip multi-threaded multi-core designs. www.OpenSPARC.net 3 64 bits, 64 threads, and free World's First 64-bit Open Source Microprocessor Governed by GPLv2 www.OpenSPARC.net 4 64 bits, 64 threads, and free® Complete Processor Architecture •Freely downloadable now: • OpenSPARC® T1 RTL (Verilog) • OpenSPARC® T2 RTL (Verilog) • OpenSPARC T2 developer resources > Documentation > Simulation tools > Verification Package • Plus other essential CMT developer tools • And links to partner sites All available on opensparc.net www.OpenSPARC.net 5 64 bits, 64 threads, and free Is Building Momentum Innovation will happen everywhere “Innovation Happens Everywhere” www.OpenSPARC.net ~10,000 downloads 6 OpenSPARC University Program 7 64 bits, 64 threads, and free University Programs for OpenSPARC • Sun supports academic use of OpenSPARC > Collaborations > Centers of Excellence (CoE) > For university: > access to real, modern industrial microprocessor designs and full verification test suites! > publicity and prestige that aids in obtaining grants > Sharing of course material on OpenSPARC website > Hosting of projects on OpenSPARC website > Go to www.opensparc.net to see more • www.OpenSPARC.net 8 64 bits, 64 threads, and free University Uses for OpenSPARC • Starting point for lab courses > a working design that can be modified for lab projects in computer architecture or VLSI design courses • Real-world input to test robustness of CAD tools and simulators developed at Univ.
    [Show full text]