AMD Geode™ SC2200 Processor Data Book

Total Page:16

File Type:pdf, Size:1020Kb

AMD Geode™ SC2200 Processor Data Book AMD Geode™ SC2200 Processor Data Book March 2006 Publication ID: 32580B AMD Geode™ SC2200 Processor Data Book © 2006 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of mer- chantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Contacts www.amd.com Trademarks AMD, the AMD Arrow logo, and combinations thereof, and Geode and Virtual System Architecture are trademarks of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation in the United States and/or other jurisdictions. MMX is a registered trademark of Intel Corporation in the United States and/or other jurisdictions. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. 2 AMD Geode™ SC2200 Processor Data Book Contents 32580B Contents List of Figures . 5 List of Tables . 9 1.0 Overview . 13 1.1 General Description . 13 1.2 Features . 14 2.0 Architecture Overview . 17 2.1 GX1 Module . 17 2.2 Video Processor Module . 22 2.3 Core Logic Module . 23 2.4 SuperI/O Module . 23 2.5 Clock, Timers, and Reset Logic . 24 3.0 Signal Definitions . 25 3.1 Ball Assignments . 27 3.2 Strap Options . 45 3.3 Multiplexing Configuration . 46 3.4 Signal Descriptions . 52 4.0 General Configuration Block . 75 4.1 Configuration Block Addresses . 75 4.2 Multiplexing, Interrupt Selection, and Base Address Registers . 76 4.3 WATCHDOG . 83 4.4 High-Resolution Timer . 85 4.5 Clock Generators and PLLs . 87 5.0 SuperI/O Module . 95 5.1 Features . 96 5.2 Module Architecture . 97 5.3 Configuration Structure/Access . 98 5.4 Standard Configuration Registers . 100 5.5 Real-Time Clock (RTC) . 111 5.6 System Wakeup Control (SWC) . 123 5.7 ACCESS.bus Interface . 128 5.8 Legacy Functional Blocks . 136 AMD Geode™ SC2200 Processor Data Book 3 32580B Contents 6.0 Core Logic Module . 149 6.1 Feature List . 149 6.2 Module Architecture . 150 6.3 Register Descriptions . 183 6.4 Chipset Register Space . 198 7.0 Video Processor Module . 319 7.1 Module Architecture . 320 7.2 Functional Description . 321 7.3 Register Descriptions . 338 8.0 Debugging and Monitoring . 365 8.1 Testability (JTAG) . 365 8.2 Engineering Note: Carmel Rev B1 - DFT ACP . 366 9.0 Electrical Specifications . 369 9.1 General Specifications . 369 9.2 DC Characteristics . 379 9.3 AC Characteristics . 384 10.0 Package Specifications . 443 10.1 Thermal Characteristics . 443 10.2 Physical Dimensions . 445 Appendix A Support Documentation . 447 A.1 Order Information . 447 A.2 Data Book Revision History . 448 4 AMD Geode™ SC2200 Processor Data Book List of Figures 32580B List of Figures Figure 1-1. Block Diagram . 13 Figure 3-1. Signal Groups . 25 Figure 3-2. BGU481 Ball Assignment Diagram . 28 Figure 4-1. WATCHDOG Block Diagram . ..
Recommended publications
  • Freescale E200z6 Powerpc Core Reference Manual
    e200z6RM 6/2004 Rev. 0 e200z6 PowerPC™ Core Reference Manual Contents SectionParagraph Page Number Title Number ChapterContents 1 e200z6 Overview 1.1 Overview of the e200z6....................................................................................... 1-1 1.1.1 Features............................................................................................................ 1-3 1.2 Programming Model ............................................................................................ 1-4 1.2.1 Register Set...................................................................................................... 1-4 1.3 Instruction Set ...................................................................................................... 1-6 1.4 Interrupts and Exception Handling ...................................................................... 1-7 1.4.1 Exception Handling ......................................................................................... 1-8 1.4.2 Interrupt Classes .............................................................................................. 1-8 1.4.3 Interrupt Types................................................................................................. 1-9 1.4.4 Interrupt Registers............................................................................................ 1-9 1.5 Microarchitecture Summary .............................................................................. 1-12 1.5.1 Instruction Unit Features ..............................................................................
    [Show full text]
  • CS3210: Booting and X86
    1 CS3210: Booting and x86 Taesoo Kim 2 What is an operating system? • e.g. OSX, Windows, Linux, FreeBSD, etc. • What does an OS do for you? • Abstract the hardware for convenience and portability • Multiplex the hardware among multiple applications • Isolate applications to contain bugs • Allow sharing among applications 3 Example: Intel i386 4 Example: IBM T42 5 Abstract model (Wikipedia) 6 Abstract model: CPU, Memory, and I/O • CPU: execute instruction, IP → next IP • Memory: read/write, address → data • I/O: talk to external world, memory-mapped I/O or port I/O I/O: input and output, IP: instruction pointer 7 Today: Bootstrapping • CPU → what's first instruction? • Memory → what's initial code/data? • I/O → whom to talk to? 8 What happens after power on? • High-level: Firmware → Bootloader → OS kernel • e.g., jos: BIOS → boot/* → kern/* • e.g., xv6: BIOS → bootblock → kernel • e.g., Linux: BIOS/UEFI → LILO/GRUB/syslinux → vmlinuz • Why three steps? • What are the handover protocols? 9 BIOS: Basic Input/Output System • QEMU uses an opensource BIOS, called SeaBIOS • e.g., try to run, qemu (with no arguments) 10 From power-on to BIOS in x86 (miniboot) • Set IP → 4GB - 16B (0xfffffff0) • e.g., 80286: 1MB - 16B (0xffff0) • e.g., SPARCS v8: 0x00 (reset vector) DEMO : x86 initial state on QEMU 11 The first instruction • To understand, we first need to understand: 1. x86 state (e.g., registers) 2. Memory referencing model (e.g,. segmentation) 3. BIOS features (e.g., memory aliasing) (gdb) x/1i 0xfffffff0 0xfffffff0: ljmp $0xf000,$0xe05b 12 x86
    [Show full text]
  • 2018 Annual Report on Form 10-K
    2018 ANNUAL REPORT ON FORM 10-K MARCH 2019 DEAR SHAREHOLDERS: From the industry’s first 1GHz CPU to the world’s first GPU delivering a teraflop of computing power, AMD has always stood for pushing the boundaries of what is possible. A few years ago, we made several big bets to accelerate our pace of innovation, strengthen our execution, and enable AMD to deliver a leadership portfolio of computing and graphics processors capable of increasing our share of the $75 billion high-performance computing market. In 2018, we saw those bets begin to pay off as we delivered our second straight year of greater than 20% annual revenue growth and significantly improved our gross margin and profitability from the previous year. REVENUE GROSS MARGIN % R&D INVESTMENT EXPENSE/REVENUE % $ Billions $ Billions $6.5B 38% $1.43B 34% $5.3B 34% 33% $4.3B $1.20B 23% $1.01B 31% 2016 2017 2018 2016 2017 2018 2016 2017 2018 2016 2017 2018 Added $2.2B in revenue Significantly improved gross Increased R&D by more than Significant improvement over the last 2 years margin over last 2 years based 40% over the last 2 years in OPEX leverage on new product portfolio Our newest Ryzen™, EPYC™ and datacenter GPU products contributed more than $1.2 billion of revenue in 2018 and helped us gain share across our priority markets. In 2018, we added 3.9% points of desktop processor unit share, 5.3% points of notebook processor unit share and met our goal of exiting the year with mid-single digit server processor market share.
    [Show full text]
  • J7F3 Mini-ITX Motherboard Series
    Mainboard Diagram J7F3 Mini-ITX Motherboard Series -SiS 741CX Northbridge + SiS 964 Southbridge Chipsets -Support Socket-462 AMD Geode NX processor -Support Front Side Bus 133MHz -Single Channel DDR2 400 Memory DIMM -Support 2 Serial ATA Devices with RAID 0, 1 -Support 2xAD Connector With Expansion Daughter-boards -Ethernet LAN Supported -AC’97 6 Channel Audio CODEC -VIA VT6307S IEEE1394a Controller for J7F3E -17 x 17CM Mini-ITX Form Factor Features and Benefits Support Socket 462 AMD Geode™ NX Processor The AMD Geode™ NX processor family gives product designers a wide range of options in low-power, high-performance processors. Based on Mobile AMD Athlon™ processor technology, AMD NX processors deliver superior computing performance for applications including thin-client, point-of-sale terminals, kiosks, high-end printers, and home media systems. AMD Geode Solutions have received new model numbers to better reflect total performance beyond just megahertz. This presentation of attributes gives designers greater understanding of the capabilities of AMD Geode Solutions. SiS 741CX Northbridge Chipset and SiS964 Southbridge Chipset The SiS741CX chipset can be combined with three different AMD Geode NX processors, including the AMD Geode™ NX 1250@6W processor*, AMD Geode™ NX 1500@6W processor** and AMD Geode™ NX 1750@14W processor***, enabling development of a wider variety of products for different market segments. The SiS741CX chipset supports the AMD Geode NX processor family, DDR266 front side bus, as well as high-speed DDR333 DRAM. Furthermore, the SiS741CX chipset incorporates SiS's revolutionary HyperStreaming™ Technology, which provides multiple divided pipelines for data, allows data to be sent concurrently, and separates data for easier memory retrieval, resulting in a remarkable reduction in latency versus traditional chipsets.
    [Show full text]
  • UM0434 E200z3 Powerpc Core Reference Manual
    UM0434 e200z3 PowerPC core Reference manual Introduction The primary objective of this user’s manual is to describe the functionality of the e200z3 embedded microprocessor core for software and hardware developers. This book is intended as a companion to the EREF: A Programmer's Reference Manual for Freescale Book E Processors (hereafter referred to as EREF). Book E is a PowerPC™ architecture definition for embedded processors that ensures binary compatibility with the user-instruction set architecture (UISA) portion of the PowerPC architecture as it was jointly developed by Apple, IBM, and Motorola (referred to as the AIM architecture). This document distinguishes among the three levels of the architectural and implementation definition, as follows: ● The Book E architecture—Book E defines a set of user-level instructions and registers that are drawn from the user instruction set architecture (UISA) portion of the AIM definition PowerPC architecture. Book E also includes numerous supervisor-level registers and instructions as they were defined in the AIM version of the PowerPC architecture for the virtual environment architecture (VEA) and the operating environment architecture (OEA). Because the operating system resources (such as the MMU and interrupts) defined by Book E differ greatly from those defined by the AIM architecture, Book E introduces many new registers and instructions. ● Freescale Book E implementation standards (EIS)—In many cases, the Book E architecture definition provides a general framework, leaving specific details up to the implementation. To ensure consistency among its Book E implementations, Freescale has defined implementation standards that provide an additional layer of architecture between Book E and the actual devices.
    [Show full text]
  • Embedded Design Handbook
    Embedded Design Handbook Subscribe EDH | 2020.07.22 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Introduction................................................................................................................... 6 1.1. Document Revision History for Embedded Design Handbook........................................ 6 2. First Time Designer's Guide............................................................................................ 8 2.1. FPGAs and Soft-Core Processors.............................................................................. 8 2.2. Embedded System Design...................................................................................... 9 2.3. Embedded Design Resources................................................................................. 11 2.3.1. Intel Embedded Support........................................................................... 11 2.3.2. Intel Embedded Training........................................................................... 11 2.3.3. Intel Embedded Documentation................................................................. 12 2.3.4. Third Party Intellectual Property.................................................................12 2.4. Intel Embedded Glossary...................................................................................... 13 2.5. First Time Designer's Guide Revision History............................................................14 3. Hardware System Design with Intel Quartus Prime and Platform Designer.................
    [Show full text]
  • System Organization Chapter Three
    System Organization Chapter Three To write even a modest 80x86 assembly language program requires considerable familiarity with the 80x86 family. To write good assembly language programs requires a strong knowledge of the underlying hardware. Unfortunately, the underlying hardware is not consistent. Techniques that are crucial for 8088 programs may not be useful on 80486 systems. Likewise, programming techniques that provide big performance boosts on an 80486 chip may not help at all on an 80286. Fortunately, some programming techniques work well whatever microprocessor you’re using. This chapter discusses the effect hard- ware has on the performance of computer software. 3.0 Chapter Overview This chapter describes the basic components that make up a computer system: the CPU, memory, I/O, and the bus that connects them. Although you can write software that is ignorant of these concepts, high performance software requires a complete understand- ing of this material. This chapter begins by discussing bus organization and memory organization. These two hardware components will probably have a bigger performance impact on your soft- ware than the CPU’s speed. Understanding the organization of the system bus will allow you to design data structures that operate and maximum speed. Similarly, knowing about memory performance characteristics, data locality, and cache operation can help you design software that runs as fast as possible. Of course, if you’re not interested in writing code that runs as fast as possible, you can skip this discussion; however, most people do care about speed at one point or another, so learning this information is useful. Unfortunately, the 80x86 family microprocessors are a complex group and often over- whelm beginning students.
    [Show full text]
  • Ultrasparc T1™ Supplement to the Ultrasparc Architecture 2005
    UltraSPARC T1™ Supplement to the UltraSPARC Architecture 2005 Draft D2.1, 14 May 2007 Privilege Levels: Hyperprivileged, Privileged, and Nonprivileged Distribution: Public Sun Microsystems, Inc. 4150 Network Circle Santa Clara, CA 95054 U.S.A. 650-960-1300 Part No.No: 8xx-xxxx-xx819-3404-05 ReleaseRevision: 1.0, Draft 2002 D2.1, 14 May 2007 ii UltraSPARC T1 Supplement • Draft D2.1, 14 May 2007 Copyright 2002-2006 Sun Microsystems, Inc., 4150 Network Circle • Santa Clara, CA 950540 USA. All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any. Third-party software, including font technology, is copyrighted and licensed from Sun suppliers. Parts of the product may be derived from Berkeley BSD systems, licensed from the University of California. UNIX is a registered trademark in the U.S. and other countries, exclusively licensed through X/Open Company, Ltd. For Netscape Communicator™, the following notice applies: Copyright 1995 Netscape Communications Corporation. All rights reserved. Sun, Sun Microsystems, the Sun logo, Solaris, and VIS are trademarks, registered trademarks, or service marks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc The OPEN LOOK and Sun™ Graphical User Interface was developed by Sun Microsystems, Inc.
    [Show full text]
  • Iei's Amd Embedded Solution
    * Issue Date: 1st June, 2006 * Design and specifications are subject to change without prior notice. IEI’S AMD EMBEDDED SOLUTION LX/GX Embedded Series Headquarters America-United States China IEI Technology Corp. IEI Technology USA Corp. Armorlink SH Corp. TEL : +886-2-86916798 FAX : +886-2-66160028 TEL : +1-562-690-6677 FAX : +1-562-690-0898 TEL : +86-21-54429000 FAX : +86-21-54429100 [email protected] www.ieiworld.com [email protected] www.usa.ieiworld.com [email protected] www.ieiworld.com.cn No. 29, Jhongsing Rd.,Sijhih City, 515 N. Puente St., Brea, CA 92821 No.515, Shenfu Road, Minhang District, Shanghai, China Taipei County, 221, Taiwan www.ieiworld.com IEI Technology Corp. www.ieiworld.com IEI’s AMD Embedded Solution Vision of AMD - IEI Alliance When IEI meets AMD... Single Board Computer Geode™ Connectivity y LX u LX800 Design Services Family EXPERT OF AMD’S FULL-LINE EMBEDDED SOLUTIONS Manufacturing Services Geode™ Customer-Centric y GX u GX466 Family ABOUT IEI ABOUT AMD Communication Partnership y A Leading Industrial Computing Solution Provider A Leading Global Provider of Innovative Microprocessor IEI Technology Corp. is a leading industrial computing platform Solutions provider. IEI follows the requirements of the RoHS Directive Advanced Micro Devices (AMD) is a leading global provider on a worldwide basis so that customers can start to work for of innovative microprocessor solutions for computing, their long-term projects. IEI supplies hundreds of industrial communications and consumer electronics markets. Founded computer boards, systems and peripherals in thousands of in 1969, AMD is dedicated to delivering superior computing customer applications and supports OEM/ODM service to solutions based on customer needs that empower users worldwide.
    [Show full text]
  • AMD Geode™ NX Processors BIOS Considerations Application Note
    AMD Geode™ NX Processors BIOS Considerations Application Note PID: 32483 Rev: A Issue Date: October 2004 © 2004 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of mer- chantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Contacts www.amd.com Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD PowerNow!, and combinations thereof, and Geode are trademarks of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation.
    [Show full text]
  • AMD in Embedded: Proven Leadership and Solutions
    AMD in Embedded: Proven Leadership and Solutions A long history of high-performance low-power solutions for embedded applications For over two decades AMD has been a leader in the embedded market: in the early 1990’s with the introduction of the Am386 and Am486 and their adoption in embedded designs, and followed in 1995 with the introduction of the Am5x86 processor. The AM5x86 processor was one of the fastest and most universally-compatible upgrade paths for users of 486 systems when it was introduced. AMD continued to expand their E86 (Embedded x86) product family in the late 90’s with the release of the Élan™SC520 microcontroller for data communications, telecommunications, and information appliance markets. The ÉlanSC520 microcontroller extended the options available to embedded systems designers by providing fifth-generation x86 performance and was designed to run both 16-bit and 32-bit software. The AMD embedded group grew significantly in early 2000 with the acquisition of Alchemy Semiconductor for its Alchemy line of MIPS processors for the hand-held and portable media player markets. In order to augment its existing line of embedded x86 processor products, AMD also purchased the AMD Geode™ business in August 2003 which was originally part of National Semiconductor. During the second quarter of 2004, AMD launched the new low- power AMD Geode™ NX processors which were based on the AMD-K7™ Thoroughbred architecture with speeds up to 1.4 GHz. These AMD Geode NX processors offered a high performance option in the AMD Geode product line that was still sufficiently low power to be designed into fan-less applications.
    [Show full text]
  • AMD Geode™ GX Processor/CS5535 Companion Device Geoderom Porting Guide © 2006 Advanced Micro Devices, Inc
    AMD Geode™ GX Processor/ CS5535 Companion Device GeodeROM Porting Guide April 2006 Publication ID: 32430C AMD Geode™ GX Processor/CS5535 Companion Device GeodeROM Porting Guide © 2006 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of mer- chantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Trademarks AMD, the AMD Arrow logo, and combinations thereof, and Geode, GeodeLink, Virtual System Architecture, and XpressGRAPHICS are trademarks of Advanced Micro Devices, Inc.
    [Show full text]