Cern Libraries, Geneva Cm-P00087609 Cern/Fc/1374

Total Page:16

File Type:pdf, Size:1020Kb

Cern Libraries, Geneva Cm-P00087609 Cern/Fc/1374 CERN/FC/1374 CERN LIBRARIES, GENEVA Original: English 15 September, 1971 CM-P00087609 ORGANISATION EUROPÉENNE POUR LA RECHERCHE NUCLÉAIRE CERN EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH FINANCE COMMITTEE Hundred-and-fourteenth Meeting Geneva - 29 September, 1971 ADJUDICATION FOR REMOTE INPUT OUTPUT STATIONS FOR THE CERN CENTRAL COMPUTER SYSTEM The document CERN/FC/1340, Programme for Acquisition of Peripheral Equipment for the CERN Central Computer System, outlines the programme of development needed to build up a decentralized service based on the CDC 7600 computer. The first step in this programme consists of the acquisition of five or six Remote Input Output Stations. Each station will be based on a small computer which initially drives a card reader, line printer and a communications controller. Additional stations may be purchased later and some will be expanded by the addition of extra peripherals and high speed communications equipment as the demands on the decentralized service grow. The offers received from firms show the Modular One computer manufactured by Computer Technology Limited to be the one which most exactly meets the technical specification. The offer from Computer Technology Limited is a few percent more expensive than the two other possible machines for the initial configuration, but this is more than compensated for by the proven software and greater capability for ex• pansion of the Modular One Computer. The Finance Committee is requested to approve the award of the contract for an initial order of five or six basic Remote Input Output Stations from Computer Technology Limited at a price of approx• imately 182,000 Swiss Francs per station (excluding the card reader), with the possibility of later 71/286/5/e CERN/FC/1374 I. INTRODUCTION 1. This adjudication is the first step in the program for aquisition of peripheral equipment for the CERN central computer system, described in broad terms in the Finance Committee paper CERN/FC/1340. Its purpose is to select equipment for a number of Remote Input Output Stations (RIOS) which are to form the first stage in the process of decentralizing access to the 6400/7600 computer (CERN/FC/1247). II. SPECIFICATION OF THE RIOS SYSTEM 2. The development of the RIOS will proceed in two stages. In the first stage the RIOS will function in a manner simulating the performance of a CDC 200 User Terminal, i.e. as a simple remote station for reading cards and printing output produced by the central computers. This will enable the RIOS to be put into operation quickly with the 6400/7600 system, although initially the full speed potential of the stations will not be utilized. The second stage will involve a planned increase in the perfor• mance of the RIOS to allow them to operate at higher speeds and with a wider variety of peripheral equipment. This stage will require the development of a more advanced software (and possibly hardware) interface to the 6400/7600 system. 3. Initially it is planned to install five RIOS in Laboratory I, and probably one in Laboratory II to provide the 300 GEV project group with access to the central computer system. Later it is possible that additional simple stations will be installed, and that some special more powerful stations will be developed in experimental halls, or associated with special uses needing more powerful processing capacity and peripherals. About ten stations may finally be installed. 4. In the first stage each RIOS will consist of a small computer with 8000 words of core memory of at least 16 bits per word, and adequate processor and input-output capacity to support a line printer with a speed of either 300 or 600 lines per minute and a card reader with a minimum speed of 300 cards per minute. The station will be connected to the central system by a trans• mission line with a speed of 4800 bits per second, and provided with a teletype or typewriter as an operator control console. Software must be available to enable the RIOS to function in a manner exactly simulating a CDC 200 User Terminal so that no change will be needed to the standard CDC SCOPE operating system to be used in the 6400/7600 machines. The RIOS equipment must be reliable and robust enough to be used by untrained operating staff, and must be capable of functioning with no special power supply or air conditioning requirements. 71/286/5/ e CERN/FC/1374 Page 2 5. The first RIOS must be available including all peripherals and the CDC 200 User Terminal simulator software, not later than February 1972 (i.e. just prior to delivery of the 6400/7600). Deliveries of later RIOS will be staged through the Spring and Summer of 1972 as the 6400/7600 takes over an increasing part of the CERN computer load. 6. For the second stage it must be possible to expand the RIOS in a number of ways as requirements for an extension of distributed computing facilities develop over the next few years. Particular requirements are: - The availability of additional peripheral equipment, notably additional printers per station, medium speed magnetic tapes, paper tape reader and punch, card punch units and plotters. - The availability of fast transmission line control• lers with a synchronous speed of at least 50,000 bits per second. - The capability of supporting a CERN developed transmission line controller with a speed of about 600,000 bits per second. - Input-output and processor capability to support an expanded peripheral configuration, and in particular to support simultaneously more than one line printer together with magnetic tapes and a high speed trans• mission line. Because CERN's requirements for expanded distributed access in the future are difficult to specify in detail at present, the flex• ibility and expandability of the equipment chosen are particularly important as criteria for selection. III. THE TENDERING PROCEDURE 7. In order to survey the market end to gain information so as to be able to write a more realistic specification for the equipment, an initial call for tenders was sent on the 11th February 1971 to an extensive list of manufacturers, and 18 offers were received. After an analysis of these offers in the light of experience gained since March this year from the operation of two rented RIOS on the present central computer system, and following extensive discussions with manufacturers, a revised hardware and software specification, as outlined in section II above, was drawn up. This was sent to three manufacturers who then appeared capable of supplying the needed equipment at a reasonable price, asking for final offers. 71/286/5/e CERN/FC/1374 Page 3 8. The first call for Tenders I-1133/DD Replies were received from the following, manufacturers among the list given in the Annex. Manufacturer Offer based Nationality of on Computer mainframe manufacturer Electronics Associates Inc. (EAI) DCT 132 U.S.A. DATA 100 Model 78 U.S.A. Sprecher und Schuh Ferranti Argus 600 U.K. University Computer Corporation (UCC) COPE 38 U.S.A. Selenia GP 16 Italy Control Data Corp. (CDC) MSBT U.S.A. International Business Machines (IBM) IBM 1130 U.S.A. Telemecanique T 2000 France Philips I 880 Netherlands EMI PDI 11 U.S.A. Interdata Model 5 U.S.A. Varian 620 L U.S.A. Honeywell H 316 U.S.A. Tschäppeller Data General 1200 U.S.A. Compagnie Internationale pour l'Informatique (CII) Mitra 15 France Digital Equipment Corp. (DLC) 11 U.S.A. Hewlett Packard (HP) HP 2100 U.S.A. Computer Technology Ltd. (CTL) Modular I U.K. 9. The replies were evaluated on the basis of the follow• ing criteria. - Price - Delivery delay - Capability of the basic RIOS, together with its potential for smooth expandability and flexibility in use - Availability of proven 200 User Terminal Software - Ability of the manufacturer to demonstrate the performance of the basic RIOS including peripherals 71/206/5/e CERN/FC/1374 Page 4 Using these criteria the RIOS offered were divided into four classes: (i) Machines whose high basic cost put them out of consideration. The tender replies indicated that it would be possible to fulfil our requirements at a price close to SFr. 200.000 per RIOS. (ii) Machines of low performance and little expandability, capable of simulating a 200 User Terminal, but with little or no potential for further development. (iii) Machines with good price and capacity, but lacking in one or other of the necessary attributes listed in Section II above. (iv) Machine which appeared capable of fulfilling our require• ments as posed initially. 10. Class (i) Proposals by the following manufacturers were eliminated on grounds of price. All quoted prices in excess of SFr. 260.000 for configurations equivalent to configuration II (see para. 15 below). a) IBM b) Philips c) Telemecanique d) EMI e) Interdata f) CDC 11. Class (ii) Machines offered by the following manufacturers were eliminated because they were basically too slow and too small to support efficiently the expanded peripheral configurations descri• bed in Section II para. 6. a) EAI b) SINTRA c) Ferranti d) Selenia e) Varian f) UCC 71/286/5/e CERN/FC/1374 Page 5 12. Class (iii) The following machines were eliminated because they failed to meet at least one important requirement of the tender specification. a) Tschäppeller - The Data General Nova 1200 offered is a reasonably priced machine of good capability. However, the manufacturer was unable to offer us a fast (600 lines per minute) line printer and was also unable to make available a CDC 200 User Terminal Simulator. b) Honeywell - The H 316 offered is a machine of good capability.
Recommended publications
  • A Screen Oriented Simulator for a DEC PDP-8 Computer
    University of Wollongong Research Online Department of Computing Science Working Faculty of Engineering and Information Paper Series Sciences 1983 A screen oriented simulator for a DEC PDP-8 computer Neil Gray University of Wollongong, [email protected] Follow this and additional works at: https://ro.uow.edu.au/compsciwp Recommended Citation Gray, Neil, A screen oriented simulator for a DEC PDP-8 computer, Department of Computing Science, University of Wollongong, Working Paper 83-2, 1983, 65p. https://ro.uow.edu.au/compsciwp/69 Research Online is the open access institutional repository for the University of Wollongong. For further information contact the UOW Library: [email protected] THE UNIVERSITY OF WOlLONGONG DEPARTMENT OF COMPUTING SCIENCE A SCREEN ORIENTED SIMULATOR FOR A DEC PDP-8 COMPUTER .". N.A.B. Gray Department of Computing Science University of Wollongong Preprlnt No 83-2 January 25. 1983 P.O. Box 1144. WOLLONGONG. N.S.W. AUSTRALIA telephone (042)-282-981 telex AA29022 A Screen Oriented Simulator for a DEC PDP-8 computer. N.A.B. Gray. Department of Computing Science. University of Wollongong. PO Box 1144. WOllongong NSW 2500. Austr"1lia. ABSTRACT This note describes a simulator for the DEC PDP-8 computer. The simulator is intended as an aid tor students starting to learn assemDly language programming. It utilises the simple graphIcs capaDilities of the terminals in the department's laboratories to present. on the termI­ nal screen. a view of the operations of the simulated computer. The complete system comprises two versions at me program tor simulating a PDP-8 computer and a simplified "assembler" tor prepar­ Ing students' programs for execution.
    [Show full text]
  • Go Forth with TTL !
    Go Forth with TTL ! The Gigatron TTL Color Computer Forth for a Very Unusual Processor Ken Boak SV Fig. Forth Day 2019 . In September of 1975, MOS Technology launched the 6502 at the Wescon75 Computer Conference in San Francisco. Chuck Peddle and his team had created a very lean, stripped down, small die cpu. Costing just $25, the 6502 was a fraction of the cost of its nearest competitor. At that time the Intel 8080 was $360 and the Motorola 6800 was $175 . The 6502 was clearly a disruptive usurper. 25 year old, HP Engineer, Steve Wozniak, realised that this new microprocessor would be a game-changer and went on to incorporate it into the small computer he was developing. That machine went on to become the Apple I. In 1975 7400 TTL was the “Bread and Butter” of logic design: 7400 series TTL integrated circuits were developed in the early 1960’s. Initially quite expensive so mainly used in Military and Aerospace applications. By the early 1970’s TTL had become a versatile family of standardised, low cost,. easy to use logic. Typically about $1 per device. 7400 series logic was widely used in the design of minicomputers, including the PDP-11, the Data General Nova 1200 and later models of PDP-8. TTL was a viable, faster and cheaper processing solution than the emerging 8-bit microprocessors such as MOS 6502, Intel 8080 and the Motorola 6800. Essential Reading 16-bit TTL CPU board from Data General Nova 1200 The Gigatron TTL Computer – What is it? Started as a Hackaday.io project in Spring 2017 by Marcel van Kervinck of The Hague, Netherlands.
    [Show full text]
  • Systems IBM 1130 Bibliography
    GA26 -5916-1 0 File No. 1130-00 Systems IBM 1130 Bibliography This bibliography lists and describes all technical manuals and related materials needed by those who plan for, install, program, or operate the IBM 1130 Computing System. Order numbers, titles, current status, subject codes, and abstracts of the publications are provided. This bibliography is regularly updated to include new or revised publications pertaining to this systems reference library. Eleventh Edition (December 1973) This is a major revision of, and supersedes, GA26 -5916-9. The listings and abstracts are com­ pletely updated; and in Part 3, which was introduced in the Tenth Edition, the subject code of each publication has now been added to the left of its order number. Requests for IBM publications should be made to your IBM representative or to the IBM branch office serving your locality. A form for readers' comments is provided at the back of this bibliography. If the form has been removed, comments may be addressed to IBM Corporation, Dept. 77 A, 1133 Westchester Avenue, White Plains, New York 10604. Comments and suggestions become the property of IBM. Page of GA26-5916-1 0 Updated Sept. 19, 1974 By TNL: GN20-1131-0 Preface For each major IBM data processing system, publica­ Part 1 tions useful in planning, programming, installing and In Part 1, the subject code listing, one code is as­ operating that system are assembled in a system signed to a publication. Items within the cluster for bibliography. each code are in sequence. Normal sequencing is alphameric, by the most apparent keywords in the Organization of Bibliography titles of the manuals.
    [Show full text]
  • Computer Technology History
    Computer Technology History The affects of technology on our society. After completing this lesson, you will know: The history of computers from the 1940s up to the present. The future of computing. The many ways in which computers are used in modern life. How to make computers accessible to persons with disabilities. How computers are used in business and education. First Off…What are Computers? A Computer is an electronic device that receives data (input), processes data, stores data, and produces a result (output). Software is the instructions and/or programs that control the computer. Atanasoff-Berry Computer 1939 The first computing machine to use electricity, vacuum tubes, binary numbers and capacitors was created. The capacitors were in a rotating drum that held the electrical charge for the memory. History of Computing 1940s The first computers were built for breaking enemy codes in WWII The first all-electronic computer was developed during the 1940s. MARK series - 1944 Howard Aiken and Grace Hopper designed the MARK series of computers at Harvard University. The MARK series of computers began with the Mark I in 1944. Imagine a giant roomful of noisy, clicking metal parts, 55 feet long and 8 feet high. The 5-ton device contained almost 760,000 separate pieces. Used by the US Navy for gunnery and ballistic calculations, the Mark I was in operation until 1959. Vacuum Tube The vacuum tube was used to amplify voice and music. However, the tubes consumed power, created heat, burned out quickly, and required high maintenance. “Debugging” In the 1940s, computers were housed in buildings with no air conditioning.
    [Show full text]
  • Computer Architecture Anc Instruction Set Design*
    Computer architecture anc instruction set design* by P. C. ANAGNOSTOPOULOS, M. J. MICHEL, G. SOCKUT, G. M. STABLER, and A. van DAM Brown University Providence, Rhode Island INTRODUCTION The Brown University Graphics System (BUGS)1* was designed as the vehicle for performing this research. Prin­ A group of computer scientists and mathematicians at cipally, the configuration consists of an IBM S/360-67 Brown University has been engaged in the study of running the CP-67/CMS time-sharing system,10 used by computer graphics for the past eight years. During the the entire Brown University community, and a satellite course of these studies a variety of topics has been inves­ display station, as illustrated in Figure 1. This reasonably tigated, in particular, during the last few years, the use of powerful satellite configuration provides such facilities as microprogramming for implementing graphics sys­ program editing and compilation, debugging tools, and tems.2021' In early 1971, Professor Andries van Dam and most importantly, application processing power and data his associates submitted a threefold research proposal to storage. However, because of the two rather distinct the National Science Foundation. The problems to be demands placed upon the local processor, that of display investigated were: generation and general computing, and because these two capabilities could run in parallel, it was further deter­ (1). Inter-Connected Processing (ICP-ing) between a mined that the inclusion of two separate processors in the central computer and an associated satellite proces­ graphics station would be in order. In particular, the first sor, with the goal of a dynamically alterable solu­ of these processors would be of a general-purpose nature, tion to the "division of labor" problem; program while the second would be designed specifically for main­ modules would be dynamically linked in either tenance and regeneration of the display.
    [Show full text]
  • APL\1130 Primer Student Text
    IBM APL\1130 Primer Student Text Student Text APL\1130 Primer ACKNOWLEDGEMENTS This Primer was written by Paul Berry of the IBM Research Division, T. J. Watson Research Center, York·town Heights, New York; it was adapted for use with the IBM 1130 from another APL Primer by the same author. The basic text benefitted greatly from the suggestions, criticisms, and comments of the readers of the various early drafts, and especially those of A. D. Falkoff, K. E. Iverson, J. C. McPherson, L. M. Breed, and R. H. Lathwell. The adaptation for the APL\1130 System was assisted by S. M. Raucher of the IBM Data Processing Division, Wheaton, Maryland, and Miss C. A. Conroy, who ran the sample problems at the 1130 console. NOTICE This text is distributed by IBM as a service to users of the 1130 computing system and to those who are interested in the APL language. Publication of this text does not imply support of the APL\1130 program; that program is a contributed program, distributed but not maintained by IBM. It is not part of the IBM product line, and has not been subject to product testing. Recipients of the APL\1130 program are expected to make their own final evaluation of its usefulness. This text contains description of certain features which were not provided in the original APL\1130 program distributed in February, 1968. These features include the use of labels (Chapter 13), common libraries (Chapter 15), and passwords for the locking of workspaces and sign-on numbers. Copies of this and other IBM publications can be obtained through IBM branch offices.
    [Show full text]
  • Systems Reference Library IBM 1130 Disk Monitor System, Version 2, Programmer's and Operator's Guide
    File No. 1130-36 Order No. GC26-3717-10 Systems Reference Library IBM 1130 Disk Monitor System, Version 2, Programmer's and Operator's Guide Program Numbers: 1130-0S-005 1130-0S-00S Page of GC26-3717-9, 10 As Updated October 22, 1976 By TNL GN34-0353 Eleventh Edition (June 1974) This is a reprint of GC26-3717-9 incorporating changes released in Technical Newsletter GN34-0183 dated February 1974. This edition applies to version 2, modification 12, of the IBM 1130 Disk Monitor Programming System; to version 1, modification 5, of the IBM 1130 Remote Job Entry Work Station Program, and to all subsequent versions and modifications until otherwise indicated in new editions or Technical Newsletters. Changes are periodically made to the information herein. Before using this publication in connection with the operation of IBM systems, consult the latest SRL Newsletter, GN20-1130, for the editions that are applicable and current. Text for this manual has been prepared with the IBM Selectric ® Composer. Some illustrations in this manual have a code number in the lower corner. This is a publishing control number and is not related to the subject matter. Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality. Address comments concerning the contents of this publication to IBM Corporation, General Systems Division, Department 27T, P.O. Box 1328, Boca Raton, Florida 33432. Comments become the I property of IBM. ©Copyright International Business Machines Corporation 1966, 1968, 1969, 1970, 1971, 1972 Preface This publication contains reference information for controlling and operating the 1130 Disk Monitor System, Version 2.
    [Show full text]
  • Emulation and Computing History the Computer History Simulation Project and SIMH
    Emulation and computing history The Computer History Simulation Project and SIMH Skill Level: Intermediate M. Tim Jones ([email protected]) Senior Architect 22 Mar 2011 The simplest computing devices we use today have more processing capability than the most capable computing systems of yesterday. For example, the VAX 11/780 delivered around 0.5 MIPS in the early 1980s. Compare that to an IBM zEnterprise™ 196 (z196) mainframe of today, which can support well over 52 KMIPS. However, we can learn a lot from early computing history. If you've ever wanted to boot an IBM 1130, PDP-11, or MITS Altair, then the Computer History Simulation Project is just what you've been looking for. In late 1978, as a birthday gift, I received my first computer. It was a TRS-80 model 1 with 4KB of memory and cassette tape mass storage, which I later upgraded to an Exatron stringy floppy. Within a few weeks, my BASIC programming skills had evolved to the point that I had exceeded the available memory for my yet-to-be-completed program: a sad day. Little did I know 30 years later, as an embedded firmware engineer, I would still spend much of my time trying to squeeze more code and data into a smaller address space. Computer history is fascinating, as are some of the early computers that were developed. Many of the early machines were rudimentary calculators, such as Konrad Zuse's Z1, which he invented in 1931, and going back even farther, Herman Hollerith's mechanical sorting machine that was used in the 1890 census; six years later his is one of the companies that merged and became IBM.
    [Show full text]
  • 2008, REC Is a Live on IBM 1130 Simulator, Ignacio Vega-Pa…
    REC language is a live on IBM1130 simulator This work is archaeological reconstruction of REC/A language on IBM1130 Simulator from Computer History Simulation Project Ignacio Vega-Páez1, José Angel Ortega 2 and Georgina G. Pulido3 [email protected], [email protected] and [email protected] IBP-TR2009-04 Apr 2009, México, D.F. ABSTRACT REC (Regular Expression Compiler) is a concise programming language development in mayor Mexican Universities at end of 60’s which allows students to write programs without knowledge of the complicated syntax of languages like FORTRAN and ALGOL. The language is recursive and contains only four elements for control. This paper describes use of the interpreter of REC written in FORTRAN on IBM1130 Simulator from “Computer History Simulation” Project [2008 Vega]. Terms Key: REC (Regular Expression Compiler), Programming language, Archeology software. This work is archaeological reconstruction of language REC/A on IBM1130 Simulator form Computer History Simulation Project (http://simh.trailing-edge.com/) used for 1130 fans in www.ibm1130.org, the interpreter REC Fortran was writing for Gerardo Cisneros at the beginning of computing in Mexico, which marks a milestone in software development in Mexico, so it is important to bring to life this version of REC/A. A formal definition of REC language was published by Harold V. McIntosh in AIM-149 of MIT Artificial Intelligence Group and too “Acta Mexicana de Ciencia y Tecnología” of IPN México City. see [68a McIntosh] & [68b McIntosh] respectively, and for detail
    [Show full text]
  • EMEA Headquarters in Paris, France
    1 The following document has been adapted from an IBM intranet resource developed by Grace Scotte, a senior information broker in the communications organization at IBM’s EMEA headquarters in Paris, France. Some Key Dates in IBM's Operations in Europe, the Middle East and Africa (EMEA) Introduction The years in the following table denote the start up of IBM operations in many of the EMEA countries. In some cases -- Spain and the United Kingdom, for example -- IBM products were offered by overseas agents and distributors earlier than the year listed. In the case of Germany, the beginning of official operations predates by one year those of the Computing-Tabulating-Recording Company, which was formed in 1911 and renamed International Business Machines Corporation in 1924. Year Country 1910 Germany 1914 France 1920 The Netherlands 1927 Italy, Switzerland 1928 Austria, Sweden 1935 Norway 1936 Belgium, Finland, Hungary 1937 Greece 1938 Portugal, Turkey 1941 Spain 1949 Israel 1950 Denmark 1951 United Kingdom 1952 Pakistan 1954 Egypt 1956 Ireland 1991 Czech. Rep. (*split in 1993 with Slovakia), Poland 1992 Latvia, Lithuania, Slovenia 1993 East Europe & Asia, Slovakia 1994 Bulgaria 1995 Croatia, Roumania 1997 Estonia The Early Years (1925-1959) 1925 The Vincennes plant is completed in France. 1930 The first Scandinavian IBM sales convention is held in Stockholm, Sweden. 4507CH01B 2 1932 An IBM card plant opens in Zurich with three presses from Berlin and Stockholm. 1935 The IBM factory in Milan is inaugurated and production begins of the first 080 sorters in Italy. 1936 The first IBM development laboratory in Europe is completed in France.
    [Show full text]
  • APL / J by Seung­Jin Kim and Qing Ju
    APL / J by Seung-jin Kim and Qing Ju What is APL and Array Programming Language? APL stands for ªA Programming Languageº and it is an array programming language based on a notation invented in 1957 by Kenneth E. Iverson while he was at Harvard University[Bakker 2007, Wikipedia ± APL]. Array programming language, also known as vector or multidimensional language, is generalizing operations on scalars to apply transparently to vectors, matrices, and higher dimensional arrays[Wikipedia - J programming language]. The fundamental idea behind the array based programming is its operations apply at once to an entire array set(its values)[Wikipedia - J programming language]. This makes possible that higher-level programming model and the programmer think and operate on whole aggregates of data(arrary), without having to resort to explicit loops of individual scalar operations[Wikipedia - J programming language]. Array programming primitives concisely express broad ideas about data manipulation[Wikipedia ± Array Programming]. In many cases, array programming provides much easier methods and better prospectives to programmers[Wikipedia ± Array Programming]. For example, comparing duplicated factors in array costs 1 line in array programming language J and 10 lines with JAVA. From the given array [13, 45, 99, 23, 99], to find out the duplicated factors 99 in this array, Array programing language J©s source code is + / 99 = 23 45 99 23 99 and JAVA©s source code is class count{ public static void main(String args[]){ int[] arr = {13,45,99,23,99}; int count = 0; for (int i = 0; i < arr.length; i++) { if ( arr[i] == 99 ) count++; } System.out.println(count); } } Both programs return 2.
    [Show full text]
  • Architecture and Computer Storage
    White Paper Architecture and Computer Storage July 2002 Architecture and Computer Storage 0 EMC believes the information in this publication is accurate as of its publication date. The information is subject to change without notice. The information in this publication is provided “as is.” EMC Corporation makes no representations or warranties of any kind with respect to the information in this publication, and specifically disclaims implied warranties of merchantability or fitness for a particular purpose. Use, copying, and distribution of any EMC software described in this publication requires an applicable software license. EMC2, EMC, and Symmetrix are registered trademarks and where information lives is a trademark of EMC Corporation. Other trademarks are the property of their respective owners. Copyright © 2002 EMC Corporation. All rights reserved Published in the USA H749 Architecture and Computer Storage 1 Table of Contents Architecture and Computer Storage............................................................................3 Why is architecture important for computer systems? .............................................................................................. 3 Architectures—Good and Bad .................................................................................................................................. 3 What about storage?.................................................................................................................................................. 4 Breakthrough #1 that changed
    [Show full text]