DOCSLIB.ORG

Ghosts in a Nutshell Moritz Lipp (@Mlqxyz) Claudio Canella (@Cc0x1f) Who Am I?

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Ghosts in a Nutshell Moritz Lipp (@Mlqxyz) Claudio Canella (@Cc0x1f) Who Am I? Ghosts in a Nutshell Moritz Lipp (@mlqxyz) Claudio Canella (@cc0x1f) Who am I? Moritz Lipp PhD student @ Graz University of Technology 7 @mlqxyz R [email protected] 1 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Who am I? Claudio Canella PhD student @ Graz University of Technology 7 @cc0x1f R [email protected] 2 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Media Media Meltdown & Spectre • Side-Channel Vulnerability Variant 1, 2, 3 • and Variant 3a • Meltdown and Spectre have been disclosed 4 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Motivation • Variant 1 - Bounds Check Bypass (BCB) • Variant 2 - Branch Target Injection (BTI) • Variant 3 - Rogue Data Cache Load (RDCL) • Variant 3a - Rogue System Register Read (RSRR) • Variant 4 - Speculative Store Bypass (SSB) • Variant 1.1 - Bounds Check Bypass Store (BCBS) • Variant 1.2 - Read-only protection bypass (RPB) • Lazy FP State Restore 5 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Motivation • SpectreRSB - Return Mispredict • Foreshadow • L1 Terminal Fault (L1TF) • Portsmash • Netspectre • SMoTherSpectre • SPOILER 6 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Motivation • KAISER patch / KPTI / KVA Shadow • Microcode Updates • IBRS / STIPB / IBPB • Retpoline • Taint Tracking • Serialization • InvisiSpec / SafeSpec / DAWG • RSB Stuffing • Site Isolation • SSBD / SSBB • ... 7 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Now you already lost me . • Give a comprehensible overview of all attacks and defenses • Show that systematic analysis allows to find new attacks and circumventions of countermeasures What this talk is • We want to shed some light and make it less confusing 8 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • Show that systematic analysis allows to find new attacks and circumventions of countermeasures What this talk is • We want to shed some light and make it less confusing • Give a comprehensible overview of all attacks and defenses 8 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) What this talk is • We want to shed some light and make it less confusing • Give a comprehensible overview of all attacks and defenses • Show that systematic analysis allows to find new attacks and circumventions of countermeasures 8 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Background • Information leaks due to underlying hardware • Exploit leakage through side-effects Power Execution Microarchitectural consumption time elements Side-channel Attacks • Bug-free software does not mean safe execution 9 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • Exploit leakage through side-effects Power Execution Microarchitectural consumption time elements Side-channel Attacks • Bug-free software does not mean safe execution • Information leaks due to underlying hardware 9 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Power Execution Microarchitectural consumption time elements Side-channel Attacks • Bug-free software does not mean safe execution • Information leaks due to underlying hardware • Exploit leakage through side-effects 9 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Side-channel Attacks • Bug-free software does not mean safe execution • Information leaks due to underlying hardware • Exploit leakage through side-effects Power Execution Microarchitectural consumption time elements 9 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • Interface between hardware and software • Microarchitecture is an ISA implementation Architecture vs Microarchitecture • Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, . ) 10 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • Microarchitecture is an ISA implementation Architecture vs Microarchitecture • Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, . ) • Interface between hardware and software 10 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Architecture vs Microarchitecture • Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, . ) • Interface between hardware and software • Microarchitecture is an ISA implementation 10 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Architecture vs Microarchitecture • Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, . ) • Interface between hardware and software • Microarchitecture is an ISA implementation 10 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Caches and buffer Predictor • Transparent for the programmer • Timing optimizations ! side-channel leakage Microarchitectural Elements • Modern CPUs contain multiple microarchitectural elements 11 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • Transparent for the programmer • Timing optimizations ! side-channel leakage Microarchitectural Elements • Modern CPUs contain multiple microarchitectural elements Caches and buffer Predictor 11 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • Timing optimizations ! side-channel leakage Microarchitectural Elements • Modern CPUs contain multiple microarchitectural elements Caches and buffer Predictor • Transparent for the programmer 11 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Microarchitectural Elements • Modern CPUs contain multiple microarchitectural elements Caches and buffer Predictor • Transparent for the programmer • Timing optimizations ! side-channel leakage 11 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Caches & Cache Attacks Cache printf("%d", i); printf("%d", i); 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache Cache miss printf("%d", i); printf("%d", i); 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache Cache miss Request printf("%d", i); printf("%d", i); 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache Cache miss Request printf("%d", i); printf("%d", i); Response 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache Cache miss Request printf("%d", i); i printf("%d", i); Response 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache Cache miss Request printf("%d", i); i printf("%d", i); Response Cache hit 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache DRAM access, slow Cache miss Request printf("%d", i); i printf("%d", i); Response Cache hit 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache DRAM access, slow Cache miss Request printf("%d", i); i printf("%d", i); Response Cache hit No DRAM access, much faster 12 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Caching speeds up Memory Accesses ·104 Cache hit 3 Cache miss 2 1 Number of accesses 0 100 200 300 400 500 600 700 800 900 1,000 1,100 1,200 Measured access time (CPU cycles) 13 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Flush+Reload 14 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Only meta data. Not interesting and not in any threat model. Cache Attacks • Leak cryptographic keys • Leak information on co-located virtual machines • Monitor function calls of other applications • Build covert communication channels • ... 15 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Cache Attacks • Leak cryptographic keys • Leak information on co-located virtual machines • Monitor function calls of other applications • Build covert communication channels • ... Only meta data. Not interesting and not in any threat model. 15 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Out-of-order execution Out-of-order Execution int width = 10, height = 5; float diagonal= sqrt(width* width + height* height); int area= width* height; printf("Area%dx%d=%d\n", width, height, area); 16 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) Out-of-order Execution Parallelize int width = 10, height = 5; float diagonal= sqrt(width* width + height* height); int area= width* height; Dependency printf("Area%dx%d=%d\n", width, height, area); 16 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • dispatched to the backend • processed by individual execution units Out-of-Order Execution ITLB L1 Instruction Cache Branch Instruction Fetch & PreDecode Predictor Instruction Queue µOP Cache 4-Way Decode Frontend µOPs µOP µOP µOP µOP MUX Allocation Queue µOP µOP µOP µOP Instructions are CDB Reorder buffer µOP µOP µOP µOP µOP µOP µOP µOP • fetched and decoded in the front-end Scheduler µOP µOP µOP µOP µOP µOP µOP µOP AGU Load data Load data Store data ALU, Branch ALU, Vect, . ALU, AES, . ALU, FMA, . Execution Engine Execution Units Load Buffer Store Buffer DTLB STLB L1 Data Cache Memory Subsystem L2 Cache 17 Moritz Lipp (@mlqxyz), Claudio Canella (@cc0x1f) • processed by individual execution units Out-of-Order Execution ITLB L1 Instruction Cache Branch Instruction Fetch & PreDecode Predictor Instruction Queue µOP Cache 4-Way Decode Frontend µOPs µOP µOP µOP µOP MUX Allocation Queue µOP µOP µOP µOP Instructions are CDB Reorder buffer µOP µOP µOP µOP µOP µOP µOP µOP • fetched and decoded in the front-end Scheduler µOP µOP µOP µOP µOP µOP µOP µOP • dispatched to the backend AGU Load data Load data Store data ALU, Branch ALU, Vect, . ALU, AES, . ALU, FMA, . Execution Engine Execution Units Load Buffer Store Buffer DTLB STLB L1 Data Cache Memory Subsystem L2 Cache 17 Moritz
Load more

Recommended publications
  • Other Cpu Side-Channel Vulnerabilities
    Security Advisory OTHER CPU SIDE-CHANNEL VULNERABILITIES PUBLISHED: DECEMBER 14, 2018 | LAST UPDATE: FEBRUARY 18, 2020 SUMMARY Over the course of 2018 -2020 industry researchers disclosed a variety of side-channel vulnerabilities for contemporary processor technologies in addition to the more notable Meltdown and Spectre exposures. These additional variants of side-channel vulnerabilities share the same exposures as Meltdown and Spectre for A10 products and are separately addressed in this document. Item Score # Vulnerability ID Source Score Summary 1 CVE-2018-0495 CVSS 3.0 5.1 Med ROHNP - Key Extraction Side Channel in Multiple Crypto Libraries 2 CVE-2018-3615 CVSS 3.0 6.3 Med L1 Terminal Fault-SGX (aka Foreshadow) 3 CVE-2018-3620 CVSS 3.0 5.6 Med L1 Terminal Fault-OS/SMM 4 CVE-2018-3646 CVSS 3.0 5.6 Med L1 Terminal Fault-VMM 5 CVE-2018-3665 CVSS 3.0 5.6 Med Kernel: FPU state information leakage via lazy FPU restore 6 CVE-2018-5407 CVSS 3.0 4.8 Med Intel processor side-channel vulnerability on SMT/Hyper- Threading architectures (PortSmash) 7 A10-2019-0001 A10 Low SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks (i) 8 CVE-2018-12126 CVSS 3.0 6.5 Med x86: Microarchitectural Store Buffer Data Sampling - MSBDS (Fallout) 9 CVE-2018-12127 CVSS 3.0 6.5 Med x86: Microarchitectural Load Port Data Sampling - Information Leak - MLPDS 10 CVE-2018-12130 CVSS 3.0 6.2 Med x86: Microarchitectural Fill Buffer Data Sampling - MFBDS (Fallout, RIDL) 11 CVE-2019-11091 CVSS 3.0 3.8 Low x86: Microarchitectural Data Sampling Uncacheable Memory - MDSUM 12 CVE-2019-11184 CVSS 3.0 4.8 Med hardware: Side-channel cache attack against DDIO with RDMA (NetCat) 13 CVE-2020-0548 CVSS 3.0 2.3 Low hw: Vector Register Data Sampling (CacheOut) 14 CVE-2020-0549 CVSS 3.0 6.5 Med hw: L1D Cache Eviction Sampling (CacheOut) (i) Can only affect vThunder deployments on Intel Core CPUs.
    [Show full text]
  • Invisispec: Making Speculative Execution Invisible in the Cache Hierarchy
    InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy Mengjia Yany, Jiho Choiy, Dimitrios Skarlatos, Adam Morrison∗, Christopher W. Fletcher, and Josep Torrellas University of Illinois at Urbana-Champaign ∗Tel Aviv University fmyan8, jchoi42, [email protected], [email protected], fcwfletch, [email protected] yAuthors contributed equally to this work. Abstract— Hardware speculation offers a major surface for the attacker’s choosing. Different types of attacks are possible, micro-architectural covert and side channel attacks. Unfortu- such as the victim code reading arbitrary memory locations nately, defending against speculative execution attacks is chal- by speculating that an array bounds check succeeds—allowing lenging. The reason is that speculations destined to be squashed execute incorrect instructions, outside the scope of what pro- the attacker to glean information through a cache-based side grammers and compilers reason about. Further, any change to channel, as shown in Figure 1. In this case, unlike in Meltdown, micro-architectural state made by speculative execution can leak there is no exception-inducing load. information. In this paper, we propose InvisiSpec, a novel strategy to 1 // cache line size is 64 bytes defend against hardware speculation attacks in multiprocessors 2 // secret value V is 1 byte 3 // victim code begins here: Fig. 1: Spectre variant 1 at- by making speculation invisible in the data cache hierarchy. 4 uint8 A[10]; tack example, where the at- InvisiSpec blocks micro-architectural covert and side channels 5 uint8 B[256∗64]; tacker obtains secret value V through the multiprocessor data cache hierarchy due to specula- 6 // B size : possible V values ∗ line size 7 void victim ( size t a) f stored at address X.
    [Show full text]
  • Revue D'actualité
    Revue d’actualité 10/07/2018 Préparée par Arnaud SOULLIE @arnaudsoullie Vllaid.ilimir K0iLLjA @myinlamleijsv_ David PELTIER Étienne Baudin @etiennebaudin Failles / Bulletins / Advisories Failles / Bulletins / Advisories (MMSBGA) Microsoft - Avis MS18-051 Vulnérabilités dans Internet Explorer (4 CVE) ● Exploit: ○ 3 x Exécution de code à distance ■ Publiée publiquement: CVE-2018-8267 ○ 1 x Contournement d'ASLR ● Crédits: ○ Eric Lawrence (CVE-2018-8113) ○ Mateusz Garncarek de ING Tech Poland Piotr Madej de ING Tech Poland (CVE-2018-0978) ○ Scott Bell de Security-Assessment.com (CVE-2018-8249) ○ Dmitri Kaslov de Telspace Systems par Trend Micro's Zero Day Initiative (CVE-2018-8267) MS18-052 Vulnérabilités dans Edge (8 CVE) ● Exploit: ○ 5 x Exécution de code à distance ○ 1 x Contournement d'ASLR Dont 0 communes avec IE: ○ 2 x Fuite d'information ● Crédits: ○ Yunhai Zhang de NSFOCUS (CVE-2018-8111) ○ Jake Archibald - Google - https://jakearchibald.com (CVE-2018-8235) ○ Marcin Towalski (@mtowalski1) (CVE-2018-8110) ○ Michael Holman, Microsoft Chakra Core Team (CVE-2018-8227) ○ Zhenhuan Li(@zenhumany) de Tencent Zhanlu Lab (CVE-2018-8234) ○ Ziyahan Albeniz de Netsparker (CVE-2018-0871) ○ Yuki Chen de Qihoo 360 Vulcan Team, Chakra par Trend Micro's Zero Day Initiative (CVE-2018-8236) ○ Lokihardt de Google Project Zero (CVE-2018-8229) Failles / Bulletins / Advisories (MMSBGA) Microsoft - Avis MS18-053 Vulnérabilités in Windows (4 CVE) ● Affecté: ○ Windows toutes versions supportées ● Exploit: ○ 1 x Déni de service ○ 2 x Exécution de code à distance
    [Show full text]
  • Kindred Security Newsletter
    Security Newsletter 18 June 2018 Subscribe to this newsletter New 'Lazy FP State Restore' Vulnerability Found in All Modern Intel CPUs Another security vulnerability has been discovered in Intel chips that affects the processor's speculative execution technology—like Specter and Meltdown—and could potentially be exploited to access sensitive information, including encryption related data. Dubbed Lazy FP State Restore, the vulnerability (CVE-2018-3665) within Intel Core and Xeon processors has just been confirmed by Intel, and vendors are now rushing to roll out security updates in order to fix the flaw and keep their customers protected. As the name suggests, the flaw leverages a system performance optimization feature, called Lazy FP state restore, embedded in modern processors, which is responsible for saving or restoring the FPU state of each running application 'lazily' when switching from one application to another, instead of doing it 'eagerly.' However, it should be noted that, unlike Spectre and Meltdown, the latest vulnerability does not reside in the hardware. So, the flaw can be fixed by pushing patches for various operating systems without requiring new CPU microcodes from Intel. According to Intel, since the flaw is similar to Spectre Variant 3A (Rogue System Register Read), many operating systems and hypervisor software have already addressed it. AMD processors are not affected by this issue. Read More Microsoft Security Advisory Football app tracks illegal broadcasts using your microphone and GPS The organization behind Spain’s top-flight soccer league known as La Liga has added a functionality to its official Android app that enables it to identify bars, restaurants and other public venues that broadcast soccer games illegally.
    [Show full text]
  • Formal Methods in Computer Aided Design
    Computer Aided Design Aided Computer Methods in Formal Formal Methods in Computer Aided Design Lugano, Switzerland • 20-23 October, 2010 Edited by Roderick Bloem and Natasha Sharygina Lugano, Switzerland • 20-23 October, 2010 • 20-23 October, Switzerland Lugano, In cooperation with ACM’s SIGPLAN (Special Interest Group on Programming Languages) and SIGSOFT (Special Interest Group on Software Engineering) Technical Sponsorship from IEEE Council on Electronic Design Automation (CEDA) 2010 Formal Methods in Computer Aided Design Copyright © 2010 by Formal Methods in Computer Aided Design Inc. All rights reserved. Copyright and Reprints Permission Personal use of the material is permitted. 46954 IEEE PMCAD Cover_mp.indd 1 9/30/2010 10:34:23 AM Formal Methods in Computer Aided Design -VHBOP 4XJU[FSMBOEt0DUPCFS &EJUFECZ3PEFSJDL#MPFNBOE/BUBTIB4IBSZHJOB *ODPPQFSBUJPOXJUI"$.T4*(1-"/ 4QFDJBM*OUFSFTU (SPVQPO1SPHSBNNJOH-BOHVBHFT BOE4*(40'5 4QFDJBM*OUFSFTU(SPVQPO4PGUXBSF&OHJOFFSJOH 5FDIOJDBM4QPOTPSTIJQGSPN*&&&$PVODJMPO&MFDUSPOJD %FTJHO"VUPNBUJPO $&%" 'PSNBM.FUIPETJO$PNQVUFS"JEFE%FTJHO $PQZSJHIUªCZ'PSNBM.FUIPETJO$PNQVUFS"JEFE%FTJHO*OD "MMSJHIUTSFTFSWFE $PQZSJHIUBOE3FQSJOUT1FSNJTTJPO 1FSTPOBMVTFPGUIFNBUFSJBMJTQFSNJUUFE Formal Methods in Computer Aided Design Copyright © 2010 by Formal Methods in Computer Aided Design, Inc. All rights reserved. Copyright and Reprint permission: Personal use of the material is permitted For other copying, reprint, or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway,
    [Show full text]
  • Revice: Reusing Victim Cache to Prevent Speculative Cache Leakage
    2020 IEEE Secure Development (SecDev) ReViCe: Reusing Victim Cache to Prevent Speculative Cache Leakage Sungkeun Kimy, Farabi Mahmudy, Jiayi Huangy, Pritam Majumdery, Neophytos Christoux Abdullah Muzahidy, Chia-Che Tsaiy and Eun Jung Kimy yTexas A&M University, xUniversity of Cyprus fksungkeun84,farabi,jyhuang,pritam2309,abdullah.muzahid,chiache,[email protected], nio [email protected] Abstract—Spectre and Meltdown attacks reveal the perils of VP VP speculative execution, a prevalent technique used in modern Delayed Early Delayed processors. This paper proposes ReViCe, a hardware technique Update Update Exposure to mitigate speculation based attacks. ReViCe allows speculative loads to update caches early but keeps any replaced line in the Commit victim cache. In case of misspeculation, replaced lines from the BP LD RS BR BP LD RS BR victim cache are used to restore the caches, thereby preventing (a) Redo (InvisiSpec, Select. Delay) (b) Undo (CleanupSpec, ReViCe) any cache-based Spectre and Meltdown attacks. Moreover, Figure 1: After branch prediction (BP), the load (LD) and response (RS) ReViCe injects jitter to conceal any timing difference due to can occur before branch resolution (BR). Both Redo and Undo approaches speculative lines. Together speculation restoration and jitter assume the cache update is safe at the visibility point (VP), which is BR, injection allow ReViCe to make speculative execution secure. but Redo’ing delays the actual update beyond the VP. We present the design of ReViCe following a set of security principles and evaluate its security based on shared-core and cross-core attacks exploiting various Spectre variants and cache high performance overhead, require software modification, side channels.
    [Show full text]
  • Unbreakable Enterprise Kernel Release Notes for Unbreakable Enterprise Kernel Release 6
    Unbreakable Enterprise Kernel Release Notes for Unbreakable Enterprise Kernel Release 6 F23078-13 May 2021 Oracle Legal Notices Copyright © 2020, 2021 Oracle and/or its affiliates. This software and related documentation are provided under a license agreement containing restrictions on use and disclosure and are protected by intellectual property laws. Except as expressly permitted in your license agreement or allowed by law, you may not use, copy, reproduce, translate, broadcast, modify, license, transmit, distribute, exhibit, perform, publish, or display any part, in any form, or by any means. Reverse engineering, disassembly, or decompilation of this software, unless required by law for interoperability, is prohibited. The information contained herein is subject to change without notice and is not warranted to be error-free. If you find any errors, please report them to us in writing. If this is software or related documentation that is delivered to the U.S. Government or anyone licensing it on behalf of the U.S. Government, then the following notice is applicable: U.S. GOVERNMENT END USERS: Oracle programs (including any operating system, integrated software, any programs embedded, installed or activated on delivered hardware, and modifications of such programs) and Oracle computer documentation or other Oracle data delivered to or accessed by U.S. Government end users are "commercial computer software" or "commercial computer software documentation" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, the use, reproduction, duplication, release, display, disclosure, modification, preparation of derivative works, and/or adaptation of i) Oracle programs (including any operating system, integrated software, any programs embedded, installed or activated on delivered hardware, and modifications of such programs), ii) Oracle computer documentation and/or iii) other Oracle data, is subject to the rights and limitations specified in the license contained in the applicable contract.
    [Show full text]
  • Meltdown and Spectre
    Meltdown and Spectre Summary of Meltdown & Spectre The exploits known as Spectre and Meltdown consist of variants listed below and affect the following architectures: There are many good explanations of these exploits from the industry. More in-depth analysis can be found at the following locations: • Google Project Zero https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with- side.html • Stratechery https://stratechery.com/2018/meltdown-spectre-and-the-state-of-technology/ • Rendition Infosec https://www.renditioninfosec.com/2018/01/meltdown-and-spectre-vulnerability-slides/ • Red Hat (High Level) https://www.redhat.com/en/blog/what-are-meltdown-and-spectre-heres-what-you- need-know • Red Hat (Details) https://access.redhat.com/security/vulnerabilities/speculativeexecution • CVE-2017-5753 • CVE-2017-5715 • CVE-2017-5754 • https://meltdownattack.com/meltdown.pdf • https://spectreattack.com/spectre.pdf Summary of speculative execution variants CVE Exploit name Public vulnerability name Vulnerability Spectre 2017-5753 Variant 1 Bounds Check Bypass (BCB) Spectre 2017-5715 Variant 2 Branch Target Injection (BTI) Meltdown 2017-5754 Variant 3 Rogue Data Cache Load (RDCL) Spectre-NG 2018-3640 Variant 3a Rogue System Register Read (RSRE) Spectre-NG 2018-3639 Variant 4 Speculative Store Bypass (SSB) Spectre-NG 2018-3665 Lazy FP State Restore Spectre-NG 2018-3693 Bounds Check Bypass Store (BCBS) Foreshadow 2018-3615 Variant 5 L1 Terminal Fault (L1TF) Foreshadow-NG 2018-3620 L1 Terminal Fault Foreshadow-NG 2018-3646 The following table describes each of the variants and risks. CVE-2017- A Bounds-checking exploit during branching. Spectre is Variant #1 protection is 5753 This issue is fixed with a kernel patch.
    [Show full text]
  • Security Now! #672 - 07-17-18 All up in Their Business
    Security Now! #672 - 07-17-18 All up in their business This week on Security Now! This week we look at even MORE, new, Spectre-related attacks, highlights from last Tuesday's monthly patch event, advances in GPS spoofing technology, GitHub's welcome help with security dependencies, Chrome's new (or forthcoming) "Site Isolation" feature, when hackers DO look behind the routers they commandeer, the consequences of deliberate BGP routing misbehavior... and reading between the lines of last Friday's DOJ indictment of the US 2016 election hacking by 12 Russian operatives -- the US appears to really have been "all up in their business." The connectivity and activity map of Russia’s U.S. election hacking activity: Security News Spectre keeps on trucking New Spectre 1.1 and Spectre 1.2 CPU Flaws Disclosed Intel has paid a $100,000 bounty to a pair of MIT-affiliated researchers. https://people.csail.mit.edu/vlk/spectre11.pdf ABSTRACT: Practical attacks that exploit speculative execution can leak confidential information via microarchitectural side channels. The recently-demonstrated Spectre attacks leverage speculative loads which circumvent access checks to read memory-resident secrets, transmitting them to an attacker using cache timing or other covert communication channels. We introduce Spectre1.1, a new Spectre-v1 variant that leverages speculative stores to create speculative buffer overflows. Much like classic buffer overflows, speculative out-of-bounds stores can modify data and code pointers. Data-value attacks can bypass some Spectre-v1 mitigations, either directly or by redirecting control flow. Control-flow attacks enable arbitrary speculative code execution, which can bypass fence instructions and all other software mitigations for previous speculative-execution attacks.
    [Show full text]
  • Finding the Best Way to Use Linux in Long Term
    Finding the best way to use Linux in Long Term LTSI Project status update Long Term Support Initiative Tsugikazu SHIBATA 21, August. 2019 at Open Source Summit North America Who am I Tsugikazu Shibata Stepped away from previous company in May So, Not a LF Board member and other representatives now Still very much interested in Linux and Open Source and then joined.. Linux Foundation and Open Invention Network Linux : What ? • Linux is one of the most successful Open Source project • Continue growing in 28 years ; expanding adoption for new area; – IT enterprise, Cloud, Networking, Android, Embedded, IoT and many others • Developing and releasing under GPLv2 Developed by the community • Participating ~1700 developer, ~230 companies every releases • Growing yearly 1.5Mlines of code, 4000 files increased • Again, 28 Years of history • Maintainers have great skill to manage the subsystem and professional knowledge of its area of technologies Status of Latest Linux Kernel • Latest released Kernel : 5.2 – Released: July 7, 2018 – Lines of code : 26,552,127 – Files : 64,553 – Developed period: 63 days from 5.1 • Current Stable Kernel: 5.2.9 • Current development kernel: 5.3-rc5 Kernel release cycle • Release cycle: 63 ~ 70 days, 5~6 releases/year • This will help us for own development/upstreaming plan Version Release Rel. span Version Release Rel. span 4.4 2016-01-10 68 4.14 2017-11-12 70 4.5 2016-03-14 64 4.15 2018-01-28 77 6 4.6 2016-05-15 63 4.16 2018-04-01 63 6 4.7 2016-07-24 70 4.17 2018-06-03 63 4.8 2016-10-02 70 4.18 2018-08-12 70 4.9
    [Show full text]
  • Guidance on Meltdown and Spectre
    Guidance On Meltdown And Spectre Unsecular and billionth Willmott quartersaw her inexorability recross while Godfrey quaking some normativeness free. Murrhine Israel denaturizes, his rock garaging severs ontogenetically. Thaddus is gnotobiotic: she Jacobinising rustlingly and malleate her winemaking. Bandwidth is infinite free. The necessary cookies, delivered by cpu systems and guidance and cpu. A sweet Guide to Meltdown and Spectre Patches Alert Logic. NCR PROVIDES NO WARRANTIES FOR register IN RESPECT OF THIS INFORMATION, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY AND FITNESS FOR building PARTICULAR PURPOSE, AND IS however LIABLE of ITS input BY ANY piece OTHER THAN NCR. Most cpu on meltdown and guidance on which processors are delayed discovery of. Meltdown & Spectre DSHR's Blog. NSA Updates Guidance for Meltdown- and Spectre-Type Attacks. Although patches on meltdown on malware running in the guidance and spectre variant that in the linux kernel patches to disable these problems. Google Developers MeltdownSpectre Web. Get patched systems, the real time of the information and spectre for personal information from the operating system preferences, the changes may also be included some. Ibpb barrier that meltdown on how to be. The meltdown on their own with a difference. Apple Watch is unaffected by both Meltdown and Spectre. Intel and spectre hits the. KB4073225 SQL Server guidance to pry against Spectre. Is there malware that exploits Spectre and Meltdown? During and spectre on one of other attributes such as it right means for. Useful guidance on one of a lower privilege checking count of software patches come from it lab has issued software.
    [Show full text]
  • Security Now! #668 - 06-19-18 Lazy FPU State Restore
    Security Now! #668 - 06-19-18 Lazy FPU State Restore This week on Security Now! This week we examine a rather "mega" patch Tuesday, a nifty hack of Win10's Cortana, Microsoft's official "when do we patch" guidelines, the continuing tweaking of web browser behavior for our sanity, a widespread Windows 10 rootkit, the resurgence of the Satori IoT botnet, clipboard monitoring malware, a forthcoming change in Chrome's extensions policy, hacking apparent download counts on the Android store, some miscellany, an update on the status of Spectre & Meltdown... and, yes, yet another brand new speculative execution vulnerability our OSes will be needing to patch against. ”It’s Dead, Jim…” Security News Microsoft's June Mega-Patch Tuesday: Last Tuesday Microsoft patched more than 50 vulnerabilities, affecting Windows, Internet Explorer, Edge, MS Office, MS Office Exchange Server, ChakraCore (Edge's JS engine), and Adobe Flash Player. Among these, 11 were rated "critical" and 39 were "important". However, there were no Windows 0-days fixed this month. As hoped, the bad JScript flaw (CVE-2018-8267) =was= fixed. ● Dmitri Kaslov (Telspace Systems) responsibly reported to Trend Micro's Zero-Day Initiative (ZDI). ● Trend Micro forwarded and gave Microsoft four months. / PoC / Went public. Microsoft also patched that annoyance that keeps on giving -- the Adobe Flash 0-day that was being actively exploited in targeted attack through Microsoft Office (CVE-2018-5002). But there WERE some VERY worrisome problems fixed last week: CVE-2018-8225 was a flaw in Windows DNSAPI.dll which affected all versions of Windows starting from 7 through 10, including the server editions.
    [Show full text]