DOCSLIB.ORG

Advanced Bus Interface Logic Selection Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Advanced Bus Interface Logic Selection Guide T HE WORLD LEADER IN DSP AND ANALOG SLL Advanced Bus Interface Logic Products Selection Guide and Reference SLL Advanced Bus Interface Logic Products Selection Guide and Reference Contents Page Bus Interface Solutions Overview Introduction . .2 Advanced Bus Interface Logic . .4 Enhanced Transceiver Logic (ETL) . .5 Backplane Transceiver Logic (SN74FBxxx) . .7 Gunning Transceiver Logic (SN74GTLxxx) . .7 Gunning Transceiver Logic Plus (SN74GTLPxxx) . .8 Combined Applications . .10 Product Selection Guide (ABT, ABTE/ETL, ALVT, FB+/BTL, FCT, GTL, GTLP and LVT) . .11 Appendix A For More Information . .20 Application Reports Summary . .20 TI Worldwide Technical Support . .23 For more information about Advanced Bus Interface Products, visit www.ti.com/sc/logic Texas Instruments Incorporated 1 SLL Advanced Bus Interface Logic Products Bus Interface Solutions Overview Bus Interface Solutions Overview Introduction systems and rate at which data has to be passed to the In today’s information-hungry society, transmitting data receiving device. Different transmission standards, such as over several inches between computer memory and display RS-232, FireWire, LVDS and Gigabit CMOS, provide solu- screen is just as critical as sending it halfway around the tions for various needs in terms of speed and line length globe on fiber optics. Texas Instruments (TI) is constantly for tier 1, 2 and 3 users as shown in Figure 2. Advanced pushing the capabilities and extending the performance bus solution logic products offer an alternative to tier 2 parameters of practically every data transmission standard, users over shorter transmission lengths especially with the including RS-232, RS-423, RS-422, RS-485, Fibre Channel, new GTLP devices. VME, LVDS (low voltage differential signaling), IEEE 1394 Every data transmission solution is a translator with one (Firewire), USB (Universal Serial Bus), GeoPort, IrDA side of the device typically operating at common LVTTL (Infrared Data Association), BTL and GTL. Over the past signal levels but the other side optimized for higher data 3 years, TI SLL has combined its expertise in high-speed throughput. Shorter voltage swings reduce EMI since the digital and analog technologies to offer new single-ended edge rate (slew rate) can be slower and still allow higher backplane optimized transceivers, which provide higher transmission rates. Differential complementary signals data rates in distributed loads to allow tier 2 uses an alter- cancel out common-mode noise that improves signal quality. native to more complex and costly differential solutions. For Differential or Balanced Transmission, a pair of Within a data transmission system, there are numerous cables or traces is necessary for each channel. On one line, ways of connecting the transmitters, receivers, boards and a “true” signal is transmitted, while on the second one, backplanes. Figure 1 shows how cards are connected in a the inverted signal is transmitted. The receiver detects typical equipment cabinet. In some situations, it is neces- basically the difference in inputs and voltage switches the sary to connect individual cards together with high data output depending on which input line is more positive throughput point to point connections but most equip- than the other one. Due to the common-mode rejection ment racks include multicard backplanes where control or capability of a differential amplifier this noise will be data signals are shared via backplane board traces. This rejected. Additionally, any external noise is coupled onto selection guide features the best single-ended solutions both lines as a common-mode voltage and is rejected by that provide tier 2 users excellent signal integrity across the receivers. their multicard backplanes. Single-Ended Transmission is performed on one signal Data transmission is the catch-all phrase for moving line and the output is interpreted with respect to ground. data from one location to another and two parameters are The advantages of single-ended transmission are simplicity important—the distance between the sending and receiving and low cost of implementation. Since a single-ended Figure 1. Solutions for System Connections Card-to-card connection: Card-to-card connection: Over backplane Point-to-point using LVDS, multipoint-to-multipoint SERDES (TLK2501, etc.) using GTLP, FB+ or VME single-ended or LVDM differential Rack-to-rack connection: Point-to-point using LVDS or PECL Cabinet-to-cabinet connection: • Backplane-to-backplane with SERDES (TLK2500, etc.) • Card-to-card with SERDES (TLK2501, etc.) 2 Texas Instruments Incorporated Bus Interface Solutions Overview SLL Advanced Bus Interface Logic Products Figure 2. Data Rate vs. Transmission Length TLK2500 2500 Tier 1 CML ) User s 655 PECL/ p b 400 LVPECL M ( GTLP 1394.a e Tier 2 t BTL a User R 35 ETL LVDS = RS-644 r e f 10 s n a r RS-422 T a RS-485 t General a Purpose 1 D Tier 3 Logic User 0.1 RS-232 RS-423 0.01 0.5 0 10 100 1000 Backplane Length (meters) Cable Length (meters) system requires only one line per signal, while differential receiver device, thus increasing its susceptibility to signals require two, it is ideal for parallel communication electromagnetic fields. Additionally, the large voltage where many lines are required, e.g., PC, parallel printer swings contribute to EMI. port or serial communication with many handshaking lines, e.g., EIA-232 at tier 3 levels and on VME or Continued on next page proprietary backplanes at tier 2 levels. Finally, single- ended devices transfer data Figure 3. Every Bus Solution Is a Translator but also offer various logic functions like flip-flops and Differential Single Ended registers in addition to trans- Diff. Diff. ceivers that come in small, Driver Receiver VCM Driver Signal Receiver medium and large bit widths. R VCM Data Signal V Data Data O Line Data Most differential devices only IN Lines Diff OUT IN OUT V RT send or receive data. VCM VO V V The main disadvantage of GND N the single-ended solution is VGND Common Ground Return its poor noise immunity. Because the ground wire 5 V ABT, FCT VME & forms part of the system, & LVT ABTE transient voltages or shifts LVDM = Multi-Point RS422/485 LVDS & SERDES = Point-Point LVTTL ETL in voltage potential may be 3.3 V VCC induced (from nearby high PECL LVD- V BTL frequency logic or high cur- 2.4 OH LVDS LVPECL SCSI 1394 2.0 V rent power circuits), leading IH RS644 GTL+ to signal degradation. This 1.5 Vt V may lead to false receiver 0.8 IL CML 0.4 VOL 0 V triggering. For example, a 0 GND TLK2500 FB+ GTL GTLP shift in the ground potential voltages are typical ECL at the receiver end of the LVTTL system can lead to an appar- A-Port & ent change in the input Control Pins –2 V B-Port switching thresholds of the Texas Instruments Incorporated 3 SLL Advanced Bus Interface Logic Products Bus Interface Solutions Overview Continued from previous page • Many industrial and telecom applications already use parallel backplanes. (Many designers and engineers are New Advanced Bus Interface Logic devices such as familiar with these kinds of systems and have the knowl- GTLP and VME have, however, been optimized to reduce edge and experience to quickly implement such systems.) these disadvantages while at the same time offering the The advantages of serial transmission include: simplicity of implementation of previous single-ended • More flexible approach to data rates allowing longer devices. GTLP features relatively small voltage swings to cable lengths and less expensive cable costs reduce EMI and has a reduced threshold differential input • Reduction in the number of signal lines and GND lines that increases the noise margin. Similarly, VME offers a required to transmit the data from one point to another reduced threshold input region to increase the noise margin if SERDES devices are used but has full swing outputs since it is designed to operate into existing TTL backplanes. Both GTLP and VME were • Higher data rate throughput per channel with differen- designed into models of distributed loads with their per- tial solutions formance optimized for the low impedance environment Advanced Bus Interface Logic they are going to be operated in. They both have slower edge rates (0.4 to 0.5 V/ns) that reduce ringing and For a long time, TTL busses have been the standard solu- improve signal integrity. tion for backplane systems. Different logic families are To better understand the principle of parallel and serial available to fulfill the requirement for backplane busses transmission, Figure 4 shows the difference between the and the choice for the appropriate logic strongly depended two. In a purely parallel situation, such as a typical telecom on the physical characteristics of the bus and the required backplane, the driver attached to the bus places n-bits of signal integrity. The main factor affecting signal integrity is data in parallel onto the bus and all the information is sent the number of receiving and transmitting modules con- at the same time along the backplane. In the case of serial nected into that bus. More cards on the backplane with transmission, the data must first be converted to a serial closer spacing will lower the impedance of the bus due to stream to effectively take advantage of the higher additional capacitive loading (driver and receiver input/ output capacitance, printed stub line capacitance and connector capacitance) resulting in the need for a higher Figure 4. Parellel vs. Serial Transmission drive capability of the logic device. Mature 5-V TTL and 5-V CMOS as well as 3.3-V CMOS Parallel Data Parallel Data technologies provide a drive capability of 24 mA and can Figure 5. Typical Termination Models Parallel Data VCC Thevenin R1 Serialization D ZO R Serial Data R R1R2 2 Reff =R1/R2 = R1 + R2 throughputs available.
Load more

Recommended publications
  • Getting Started with Your VXI-1394 Interface for Windows NT/98 And
    VXI Getting Started with Your VXI-1394 Interface for Windows NT/98 VXI-1394 Interface for Windows NT/98 November 1999 Edition Part Number 322109D-01 Worldwide Technical Support and Product Information www.ni.com National Instruments Corporate Headquarters 11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 794 0100 Worldwide Offices Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 284 5011, Canada (Calgary) 403 274 9391, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, China 0755 3904939, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Greece 30 1 42 96 427, Hong Kong 2645 3186, India 91805275406, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico (D.F.) 5 280 7625, Mexico (Monterrey) 8 357 7695, Netherlands 0348 433466, Norway 32 27 73 00, Poland 48 22 528 94 06, Portugal 351 1 726 9011, Singapore 2265886, Spain 91 640 0085, Sweden 08 587 895 00, Switzerland 056 200 51 51, Taiwan 02 2377 1200, United Kingdom 01635 523545 For further support information, see the Technical Support Resources appendix. To comment on the documentation, send e-mail to [email protected] © Copyright 1998, 1999 National Instruments Corporation. All rights reserved. Important Information Warranty The National Instruments VXI-1394 board is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period.
    [Show full text]
  • A Technology Comparison Adopting Ultra-Wideband for Memsen’S File Sharing and Wireless Marketing Platform
    A Technology Comparison Adopting Ultra-Wideband for Memsen’s file sharing and wireless marketing platform What is Ultra-Wideband Technology? Memsen Corporation 1 of 8 • Ultra-Wideband is a proposed standard for short-range wireless communications that aims to replace Bluetooth technology in near future. • It is an ideal solution for wireless connectivity in the range of 10 to 20 meters between consumer electronics (CE), mobile devices, and PC peripheral devices which provides very high data-rate while consuming very little battery power. It offers the best solution for bandwidth, cost, power consumption, and physical size requirements for next generation consumer electronic devices. • UWB radios can use frequencies from 3.1 GHz to 10.6 GHz, a band more than 7 GHz wide. Each radio channel can have a bandwidth of more than 500 MHz depending upon its center frequency. Due to such a large signal bandwidth, FCC has put severe broadcast power restrictions. By doing so UWB devices can make use of extremely wide frequency band while emitting very less amount of energy to get detected by other narrower band devices. Hence, a UWB device signal can not interfere with other narrower band device signals and because of this reason a UWB device can co-exist with other wireless devices. • UWB is considered as Wireless USB – replacement of standard USB and fire wire (IEEE 1394) solutions due to its higher data-rate compared to USB and fire wire. • UWB signals can co-exists with other short/large range wireless communications signals due to its own nature of being detected as noise to other signals.
    [Show full text]
  • 802.11 B/G/N Standalone Wi-Fi + BLE 4.1Module with Integrated Antenna
    Product Brief AVIC 802.11 b/g/n Standalone Wi-Fi + BLE 4.1Module with Integrated Antenna Description AVIC is a highly integrated low power single-stream (1x1) IEEE 802.11 b/g/n standalone Wi-Fi + BLE 4.1 Module. This highly tuned certified Module integrates crystals, flash and antenna for easy hardware design. This feature-rich Module using Qualcomm QCA4010 and CSR 8811 SoCs are specially designed for various verticals of Internet of Things (IoT) like Smart Home, Industrial IoT, Smart Retail and Smart City. The AVIC Module includes a suite of communication protocols including HTTP, IPv4v6, TCP, SSL 3.0, TLS1.0, TLS1.1, TLS1.2, DHCP, ICMP, IGMP, MQTT, mDNS and DNS, as well as support for multiple cloud agents like AWS and Azure. Size: 16 mm x 20 mm x 2.1 mm AVIC with integrated low power MCU, it is designed to answer manufacturer demand for easy integration, low power with Applications advanced features while minimizing size, cost and power consumption. This low power highly secure Module with its Smart Home sensor networks integrated security engine is suitable for battery powered portable Smart city sensor networks wireless applications. High performance HID controllers Internet of Things (IoT) sensor networks Smart door locks Features Smart lighting networks Industry-leading single stream IEEE 802.11bgn Wi-Fi and Connected white goods Bluetooth Low Energy (BLE) v4.1 connectivity solution Integrated on-chip application processor and user memory (800 KB) Data rate up to 72.2 Mbps MCS7 HT20 Block Diagram UART, SPI, I2C, I2S,
    [Show full text]
  • Interconnect Solutions Short Form Catalog
    Interconnect Solutions Short Form Catalog How to Search this Catalog This digital catalog provides you with three quick ways to find the products and information you are looking for. Just point and click on the bookmarks to the left, the linked images on the next page or the labeled sections of the table of contents. You can also use the “search” function built into Adobe Acrobat to jump directly to any text reference in this document. Acrobat “Search” function instructions: 1. Press CONTROL + F 2. When the dialog box appears, type in the word or words you are looking for and press ENTER. 3. Depending on your version of Acrobat, it will either take you directly to the first instance found, or display a list of pages where the text can be found. In the latter, click on the link to the pages provided. Interconnect Solutions Short Form Catalog Complete Solutions for the Electronics Industry 3M Electronics offers a comprehensive range of Interconnect Solutions for the electronics industry with a product portfolio that includes connectors, cables, cable assemblies and assembly tooling for a wide variety of applications. 3M is dedicated to innovation, continually developing new products that become an important part of everyday life across many diverse markets. A number of 3M solution categories are based on custom-designed products for specialized applications. 3M Electronics can help you design, modify and customize your product as well as help you to seamlessly integrate our products into your manufacturing process on a global basis. RoHS Compliant Statement “RoHS compliant” means that the product or part does not contain any of the following substances in excess of the following maximum concentration values in any homogeneous material, unless the substance is in an application that is exempt under RoHS: (a) 0.1% (by weight) for lead, mercury, hexavalent chromium, polybrominated biphenyls or polybrominated diphenyl ethers; or (b) 0.01% (by weight) for cadmium.
    [Show full text]
  • Publication Title 1-1962
    publication_title print_identifier online_identifier publisher_name date_monograph_published_print 1-1962 - AIEE General Principles Upon Which Temperature 978-1-5044-0149-4 IEEE 1962 Limits Are Based in the rating of Electric Equipment 1-1969 - IEEE General Priniciples for Temperature Limits in the 978-1-5044-0150-0 IEEE 1968 Rating of Electric Equipment 1-1986 - IEEE Standard General Principles for Temperature Limits in the Rating of Electric Equipment and for the 978-0-7381-2985-3 IEEE 1986 Evaluation of Electrical Insulation 1-2000 - IEEE Recommended Practice - General Principles for Temperature Limits in the Rating of Electrical Equipment and 978-0-7381-2717-0 IEEE 2001 for the Evaluation of Electrical Insulation 100-2000 - The Authoritative Dictionary of IEEE Standards 978-0-7381-2601-2 IEEE 2000 Terms, Seventh Edition 1000-1987 - An American National Standard IEEE Standard for 0-7381-4593-9 IEEE 1988 Mechanical Core Specifications for Microcomputers 1000-1987 - IEEE Standard for an 8-Bit Backplane Interface: 978-0-7381-2756-9 IEEE 1988 STEbus 1001-1988 - IEEE Guide for Interfacing Dispersed Storage and 0-7381-4134-8 IEEE 1989 Generation Facilities With Electric Utility Systems 1002-1987 - IEEE Standard Taxonomy for Software Engineering 0-7381-0399-3 IEEE 1987 Standards 1003.0-1995 - Guide to the POSIX(R) Open System 978-0-7381-3138-2 IEEE 1994 Environment (OSE) 1003.1, 2004 Edition - IEEE Standard for Information Technology - Portable Operating System Interface (POSIX(R)) - 978-0-7381-4040-7 IEEE 2004 Base Definitions 1003.1, 2013
    [Show full text]
  • Opening Plenary March 2021
    Opening Plenary March 2021 Glenn Parsons – IEEE 802.1 WG Chair [email protected] 802.1 plenary agenda Monday, March 8th opening Tuesday, March 16th closing • Copyright Policy • Copyright Policy • Call for Patents • Call for Patents • Participant behavior • Participant behavior • Administrative • Membership status • Membership status • Future Sessions • Future Sessions • Sanity check – current projects • 802 EC report • TG reports • Sanity check – current projects • Outgoing Liaisons • Incoming Liaisons • Motions for EC • TG agendas • Motions for 802.1 • Any other business • Any other business 2 INSTRUCTIONS FOR CHAIRS OF STANDARDS DEVELOPMENT ACTIVITIES At the beginning of each standards development meeting the chair or a designee is to: .Show the following slides (or provide them beforehand) .Advise the standards development group participants that: .IEEE SA’s copyright policy is described in Clause 7 of the IEEE SA Standards Board Bylaws and Clause 6.1 of the IEEE SA Standards Board Operations Manual; .Any material submitted during standards development, whether verbal, recorded, or in written form, is a Contribution and shall comply with the IEEE SA Copyright Policy; .Instruct the Secretary to record in the minutes of the relevant meeting: .That the foregoing information was provided and that the copyright slides were shown (or provided beforehand). .Ask participants to register attendance in IMAT: https://imat.ieee.org 3 IEEE SA COPYRIGHT POLICY By participating in this activity, you agree to comply with the IEEE Code of Ethics, all applicable laws, and all IEEE policies and procedures including, but not limited to, the IEEE SA Copyright Policy. .Previously Published material (copyright assertion indicated) shall not be presented/submitted to the Working Group nor incorporated into a Working Group draft unless permission is granted.
    [Show full text]
  • JTAG Controller Board Specification
    JTAG Controller Board Specification Rice University April 27, 2011 Introduction The board is intended for evaluation of the National Semiconductor JTAG 1149.1. SCANSTA101 System Test Access Master [1]. Its block diagram is shown on Fig.1. The board is build as a VME A24D16 Slave; the dimensions are 6U x 160 mm. The VME interface circuitry is implemented in the Xilinx XCR3128 CPLD. The SCANSTA101 Master provides JTAG access to external devices via two front panel connectors. One 14-pin connector is compatible with the Xilinx JTAG cable (LVTTL levels), and another 16-pin connector is compatible with the JTAG cable for the CSC EMU Trigger Motherboard [2] (LVDS levels). Fig.1: Block Diagram of the JTAG Controller Board 1. SCANSTA101 JTAG Master The SCANSTA101 is designed to function as a test master for the IEEE 1149.1 boundary scan test system. It is an enhanced version, and a replacement for, the SCANPSC100 device. The interface from the SCANSTA101 to the system processor (VME bus master, in our case) is implemented by reading and writing registers, some of which map to locations in the SCANSTA101 memory. Hardware handshaking and interrupt lines are provided as part of the processor interface. The block diagram of the device is shown in Fig.2. The external JTAG slave devices are connected via the front panel connectors. These may be any JTAG- compatible FPGA, programmable memories and others. The internal Test and Debug Interface Port (Fig.2) is not used, although its inputs and outputs are available on the board as a test points.
    [Show full text]
  • VM E Bus S Ingle -B Oard C Om Puter
    DATASHEET KEY FEATURES 2eSST VMEbus protocol with The Motorola MVME6100 The promise of the VME 320MB/s transfer rate across series provides more than just Renaissance is innovation, the VMEbus faster VMEbus transfer rates; it performance and investment provides balanced performance protection. The MVME6100 MPC7457 PowerPC® processor from the processor, memory series from Motorola delivers running at up to 1.267 GHz subsystem, local buses and I/O on this promise. The innovative 128-bit AltiVec coprocessor for subsystems. Customers looking design of the MVME6100 parallel processing, ideal for for a technology refresh for their provides a high performance data-intensive applications application, while maintaining platform that allows customers backwards compatibility with to leverage their investment in Up to 2GB of on-board DDR their existing VMEbus infra- their VME infrastructure. ECC memory and 128MB of structure, can upgrade to the fl ash memory for demanding The MVME6100 series supports MVME6100 series and applications booting a variety of operating take advantage of its enhanced systems including a complete Two 33/66/100 MHz PMC-X performance features. range of real-time operating sites allow the addition of systems and kernels. A VxWorks industry-standard, application- board support package and specifi c modules Linux support are available for Dual Gigabit Ethernet interfaces the MVME6100 series. for high performance networking The MVME6100 series is the fi rst VMEbus single-board computer (SBC) designed with the Tundra Tsi148 VMEbus interface chip offering two edge source synchronous transfer (2eSST) VMEbus performance. The 2eSST protocol enables the VMEbus to run at a practical bandwidth of 320MB/s in most cases.
    [Show full text]
  • Overview of Xilinx JTAG Programming Cables and Reference Schematics for Legacy
    R Overview of Xilinx JTAG Programming Cables and Reference Schematics for Legacy XTP029 (v1.0) March 28, 2008 Parallel Cable III (PC3) Summary This technical publication provides an overview of Xilinx JTAG Cables and a reference schematic for the legacy Xilinx Parallel Cable III product (PC3) for educational use. Description Xilinx offers the Hi-Speed Platform Cable USB (PCUSB) and the Parallel Cable IV (PC4) cables. The PC4 cable supports both the IEEE 1284 parallel port interface and IEEE STD 1149.1 (JTAG) standards for in-system programming or embedded debug. These cables are more thoroughly described in the “Overview of Xilinx JTAG Solutions.” For reference purposes, the PC3 product schematic is also provided in this document. Note: The PC3 cable product has been discontinued and replaced by PCUSB and PC4. Both the PCUSB and PC4 cables have expanded capabilities, superior download performance, and robust immunity to system interface sensitivities when compared to the legacy PC3 cable. The PC3 product was first introduced in 1998 and then discontinued in 2002. Software support for PC3 was removed starting in March 2008 with the 10.1 release of Xilinx iMPACT software. Versions of iMPACT software after 10.1 release do not support the PC3 cable. See “Notice of Disclaimer” regarding warranty and support of the PC3 schematic information. Overview of Xilinx recommends the Platform Cable USB (PCUSB) or Parallel Cable IV (PC4) for new Xilinx JTAG designs. The PCUSB and PC4 offer reliable operation, higher speed download, voltage support down to 1.5V, keyed ribbon cable connector for error-free insertion, and improved ground/signal Solutions integrity.
    [Show full text]
  • JTAG Advanced Capabilities and System Design
    SCANSTA101,SCANSTA111,SCANSTA112, SCANSTA476 JTAG Advanced Capabilities and System Design Literature Number: SNLA211 SIGNAL PATH designer® Tips, tricks, and techniques from the analog signal-path experts No. 117 JTAG Advanced Capabilities Feature Article ............... 1-6 and System Design Comms Applications .........2 — By David Morrill, Principal Applications Engineer he JTAG bus, originally intended for board-level manufacturing test, has evolved into a multipurpose bus also used for In-System Program- Tming (ISP) of FPGAs, FLASH, and processor emulation. Th is article’s intent is to provide a brief overview of JTAG. Several system-level design options will be proposed, from the simplest board-level JTAG chain through a complex embedded multidrop system. Finally, an appendix is included that contains some useful defi nitions. Overview: What is JTAG? Th e Joint Test Action Group (JTAG) is an industry group formed in 1985 to develop a method to test populated circuit boards after manufacture. Th e group’s work resulted in the IEEE 1149.1 standard entitled Standard Test Access Port and Boundary-Scan Architecture. Th e terms 1149.1, JTAG, “dot 1”, and SCAN all refer to the same thing, the IEEE 1149.1 Standard for Boundary Scan Test. What is JTAG and what does it do? 1) It is a serial test bus. 2) It adds a Test Access Port (TAP) consisting of four pins to an IC (fi ve with optional RESET) as shown in Figure 1. – TDI (Test Data In) – TDO (Test Data Out) – TCK (Test Clock) – TMS (Test Mode Select) – TRST (Test Reset) JTAG provides access to interconnected digital cells on an IC: 1) with a method of access for test and diagnostics and the – ability to do factory and remote testing and diagnostics, – ability to perform software debug, and – reduce “No-Fault-Found” problems 2) with a method for in-circuit upgrades and the – ability to remotely perform system-wide fi rmware upgrades High Effi ciency.
    [Show full text]
  • PCI20EX PCI Express (Pcie)
    PCI20EX PCI Express (PCIe) Bus ARCNET® Network Interface Modules INSTALLATION GUIDE INTRODUCTION The PCI20EX series of ARCNET network interface modules (NIMs) links PCI Express (PCIe) bus compatible computers with the ARCNET local area network (LAN). Since most PC motherboards have migrated from the legacy PCI and PCI-X Bus, a PCI Express style NIM is required. The PCI20EX series is compliant to the PCI Express Card Electromechanical Specification Revision 2.0 and both standard height and low-profile brackets are provided. The PCI Express interface allows for jumperless configuration and Plug and Play operation. The module operates with either an NDIS driver or a null stack driver in a Windows® environment. The PCI20EX incorporates the COM20022 ARCNET controller chip with enhanced features over the earlier generation ARCNET chips. New features include command chaining, sequential access to internal RAM, duplicate node ID detection and variable data rates up to 10 Mbps. Bus contention problems are minimized since the module’s interrupt and I/O base address are assigned through Plug and Play. The PCI20EX exploits the new features of the COM20022 which includes 10 Mbps communications utilizing the various EIA-485 transceiver options. Each PCI20EX module has two LEDs on the board for monitoring network operation and bus access to the module. It is equipped with an 8 position, general purpose DIP switch typically used to assign the ARCNET node address. Ultimately, the node address is configured via software so the DIP switch can also indicate user-defined functions such as data rate, cable interface, or master/slave status of the system.
    [Show full text]
  • Datasheet for Onenand Power Ramp and Stabilization Times and for Onenand Boot Copy Times
    TMS320DM365 www.ti.com SPRS457E–MARCH 2009–REVISED JUNE 2011 TMS320DM365 Digital Media System-on-Chip (DMSoC) Check for Samples: TMS320DM365 1 TMS320DM365 Digital Media System-on-Chip (DMSoC) 1.1 Features 12 • Highlights – Support for 32-Bit and 16-Bit – High-Performance Digital Media (Thumb® Mode) Instruction Sets System-on-Chip (DMSoC) – DSP Instruction Extensions and Single Cycle – Up to 300-MHz ARM926EJ-S Clock Rate MAC – Two Video Image Co-processors – ARM® Jazelle® Technology (HDVICP, MJCP) Engines – Embedded ICE-RT Logic for Real-Time – Supports a Range of Encode, Decode, and Debug Video Quality Operations • ARM9 Memory Architecture – Video Processing Subsystem – 16K-Byte Instruction Cache • HW Face Detect Engine – 8K-Byte Data Cache • Resize Engine from 1/16x to 8x – 32K-Byte RAM • 16-Bit Parallel AFE (Analog Front-End) – 16K-Byte ROM Interface Up to 120 MHz – Little Endian • 4:2:2 (8-/16-bit) Interface • Two Video Image Co-processors • 8-/16-bit YCC and Up to 24-Bit RGB888 (HDVICP, MJCP) Engines Digital Output – Support a Range of Encode and Decode • 3 DACs for HD Analog Video Output Operations, up to D1 on 216-MHz device and • Hardware On-Screen Display (OSD) up to 720p on the 270- and 300-MHz parts – Capable of 720p 30fps H.264 video – H.264, MPEG4, MPEG2, MJPEG, JPEG, processing WMV9/VC1 Note: 216-MHz is only capable of D1 • Video Processing Subsystem processing – Front End Provides: – Peripherals include EMAC, USB 2.0 OTG, • HW Face Detect Engine DDR2/NAND, 5 SPIs, 2 UARTs, 2 • Hardware IPIPE for Real-Time Image MMC/SD/SDIO,
    [Show full text]