DOCSLIB.ORG

Symposium Time Table and Program

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Symposium Time Table and Program Symposium Time Table and Program Keynote I Trend of Multi-/Many-core for Embedded Systems Fumio Arakawa Chief Professional, Renesas Electronics Corp. Japan Date : 9:20 A.M.- 10:20 A.M., Thursday, September 20, 2012 Place : Lecture Theater Abstract A multi-/many-core is one of the most promising approaches to realize high-efficiency, which is the key factor to achieve high-performance under some fixed power and cost budgets. A cloud system enables thin clients in many cases relying on high-performance of severs remotely connected by network; however, it is still desirable to accomplish a real-time or dependable operation locally by an embedded system. This is because some critical operation does not allow slow or unpredictable response caused by network delay or disconnection. Such a disadvantage of network should be concealed from a user. Therefore, embedded systems will employ multi- /many-core architecture more and more to realize various cool functionalities with/without network. A heterogeneous multi-core chip, RP-X integrates eight SH-X4 CPU cores, four flexible engine (FE) cores, two matrix processor (MX) cores, and a video processing unit (VPU). The SH- X4 cores run at 648MHz and achieve totally 13.7 Dhrystone GIPS and 36.3 peak GFLOPS. Overall, the RP-X achieves 114.7GOPS with 3.07W, and the power-performance ratio is as high as 37.3 GOPS/W. Biography: Fumio Arakawa is a chief professional in the System Core Development Division of Renesas Electronics. His research interests include architecture and micro-architecture of low- power and high-performance microprocessors. Arakawa has a PhD in electrical engineering from the University of Tokyo. He’s a program committee co-chair of the Cool Chips conference series, a guest editor of COOL Chips Special Section/Issue of IEEE Micro, a program committee member of the VLSI Circuits Symposium, and the chairman of Microprocessor Technical Committee and Multi-/Many-core Application Research Committee of Japan Electronics and Information Technology Industries Association. He’s a member of IEEE and IEICE. 1 Keynote II An NoC Architecture for Inductive Coupling Wireless Interconnect Hideharu Amano Professor, Keio University, Japan Date : 1:30 P.M.- 2:30 P.M., Thursday, September 20, 2012 Place : Lecture Theater Abstract The initial cost of LSI for design and mask is growing in advanced technologies, and developing various types of SoC (System-on-a-Chip)s for required application has become difficult. SiP (System in Package) or 3-dimensional implementation techniques can address the problem by connecting multiple dies. Various scales and functions can be realized from various combination of dies. Especially, inductive coupling wireless 3-D connection is attractive because of its flexibility. An NoC architecture which enables to replace and add dies is proposed. By using a simple ring topology and bubble-flow control, dies can be connected and switched without deadlock. The experience using a prototype chip Cube-0 is reported. Biography: Hideharu Amano received the Ph.D degree from Keio University, Japan in 1986. He is now a Professor in the Department of Information and Computer Science, Keio University. His research interests include the area of parallel architectures and reconfigurable computing. 2 Keynote III System-on-Chip Design Verification: Challenges and State-of-the-art Sofiène Tahar Professor, Concordia University, Montreal, Canada Date : 9:40 A.M.- 10:40 A.M., Friday, September 21, 2012 Place : Lecture Theater Abstract We address an important area of System-on-Chip R&D activity, namely "Design Verification". Verification today is known to cost about 70% of industrial electronics design projects, in terms of human, computer and budget. Many product delays are caused by verification taking longer than expected, and despite multiple efforts, products are delivered with uncaught bugs. We present the different kinds of verifications used today in an industrial design flow, namely design, implementation and fabrication verification. We then focus more on design verification from high level specification to gate level implementation. Several technologies will be displayed and compared, drawing a picture to still open problems and possible research issues. Among them "formal verification" is one of the most active areas that is carried out since recently and which make use of computerized mathematical reasoning to verify system properties. Example applications of this technology used in industry scale projects will be presented and discussed. Biography: Sofiene Tahar received in 1990 the Diploma degree in computer engineering from the University of Darmstadt, Germany, and in 1994 the Ph.D. degree with "Distinction" in computer science from the University of Karlsruhe, Germany. Currently he is Professor in the Department of Electrical and Computer Engineering at Concordia University, Montreal, Quebec, Canada, where he is holding a Senior Research Chair in Formal Verification of System-on-Chip. Prof. Tahar is founder and director of the Hardware Verification Group at Concordia University, which focuses on developing verification technologies in the fields of microelectronics, telecommunications, security, aviation, etc. He has received several awards and distinctions, including in 2010 a National Discovery Award, given to Canada's top 100 researchers in engineering and natural sciences. Prof. Tahar is senior member of IEEE and member of the Order of Engineers of Quebec, ACM, IEEE Computer and IEEE Communications Societies. 3 Keynote IV Cool System: A Scalable and Energy-Efficient 3D Heterogeneous Multi-Chip System with Cool Interconnect, Cool Chip, and Cool Software Yukoh Matsumoto President, TOPS Systems Corp., Japan Date : 1:20 P.M.- 2:20 P.M., Friday, September 21, 2012 Place : Lecture Theater Abstract “Smart” Information Systems, such as next-generation Smart Phones, Tablets, Smart-TVs, Automotive safety systems, etc. drive evolution of SoC architecture to meet these system requirements such as high performance with scalability and flexibility of functionality, with low- power and low-cost in short time-to-market, that currently limited by SOCs integrating multiple processor cores and a number of hardwired accelerator IPs. 3-D Multi-Chip stacking is a promising technology to overcome the “memory wall”, “power wall”, “ILP wall”, and “utilization wall”. In this presentation, I introduce a vision and architecture of Cool System that consists of three fundamental technologies, such as 1) Cool Chip, to make a high performance microprocessor chip to be low-power enough to avoid heat issue, 2) Cool Software, to increase processor core utilization with distributed processing software, and 3) Cool Interconnect, to enable low-power and scalable 3D Multi-Chip stacking of heterogeneous LSIs. Cool System architecture takes an approach to drastically reduce the operating clock frequency, but keep the high performance with several hardware-software techniques and optimizations through architecture-and-algorithm co-design. 1) Cool Chip architecture has features such as, a heterogeneous Multi-Core with stream processing cores, distributed parallel processing with zero-overhead message passing mechanisms, application domain specific heterogeneous Multi- Core configurations in Instruction Set Architecture and , etc. 2) Cool Software is a distributed parallel processing software based on Kahn Process Network Model with stream processing scheduling. 3) Cool Interconnect is a common interface to enable scalable and heterogeneous Multi-Chips stacking with low-power wide bandwidth communication.Example application domains, such as next generation DTV and Video Mining, and their domain specific architectural solutions will be presented. In addition, the architectural details and characteristics of Cool Interconnect test chip and Cool System test chips will be presented. 4 Biography: Dr. Yukoh Matsumoto is the chief architect, and president and CEO of TOPS Systems Corp. He led “Cool System : Ultra-Low-Power 3D stacked heterogeneous Multicore / Multichip” project supported by NEDO and “Ultra-Android : Distributed Processing embedded software platform” project supported by METI. Currently, he is working on “Low-Power Many-Core Architecture and Compiler Technology” project supported by NEDO. In his 26 years of carrier, he has architected and designed over 10 advanced microprocessors such as, Embedded Multicore processors, x86 microprocessors, and DSPs. He funded TOPS Systems Corp. in 1999, and received the Takeda Techno-Entrepreneurship Award, Tsukuba Venture Award, and ET Award in hardware in 2001, 2010, and 2011 respectively. Prior to TOPS Systems, he has held several positions within Texas Instruments and its R&D organization in US and Japan, and within V.M. Technology, a microprocessor start-up in Japan. He received the Dr. of Information Sciences (the Ph.D.) degree from the Graduate School of Tohoku University, Sendai, Japan, in 2007, and participated in the MOT (Management of Technology) program at the Graduate School of Engineering in Tokyo University from 2004 through 2005. He is also President & CEO of Cool Soft Corp., and a member of Microprocessor Technical Committee, Multi/Many- core Application Research Committee, Information System Disruptive Technology Research Committee, and 3D Semiconductor Sub-Committee of JEITA. 5 Keynote V Scalable Many-core Acceleration for Image Understanding - is CPU+GPU the answer? Luca Benini Professor, University of Bologna, Italy Date : 2:20 P.M.- 3:20 P.M.,
Load more

Recommended publications
  • Updated Inflight Calibration of Hayabusa2's Optical Navigation Camera (ONC) for Scientific Observations During the C
    Updated Inflight Calibration of Hayabusa2’s Optical Navigation Camera (ONC) for Scientific Observations during the Cruise Phase Eri Tatsumi1 Toru Kouyama2 Hidehiko Suzuki3 Manabu Yamada 4 Naoya Sakatani5 Shingo Kameda6 Yasuhiro Yokota5,7 Rie Honda7 Tomokatsu Morota8 Keiichi Moroi6 Naoya Tanabe1 Hiroaki Kamiyoshihara1 Marika Ishida6 Kazuo Yoshioka9 Hiroyuki Sato5 Chikatoshi Honda10 Masahiko Hayakawa5 Kohei Kitazato10 Hirotaka Sawada5 Seiji Sugita1,11 1 Department of Earth and Planetary Science, The University of Tokyo, Tokyo, Japan 2 National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan 3 Meiji University, Kanagawa, Japan 4 Planetary Exploration Research Center, Chiba Institute of Technology, Chiba, Japan 5 Institute of Space and Astronautical Science, Japan Aerospace Exploration Agency, Kanagawa, Japan 6 Rikkyo University, Tokyo, Japan 7 Kochi University, Kochi, Japan 8 Nagoya University, Aichi, Japan 9 Department of Complexity Science and Engineering, The University of Tokyo, Chiba, Japan 10 The University of Aizu, Fukushima, Japan 11 Research Center of the Early Universe, The University of Tokyo, Tokyo, Japan 6105552364 Abstract The Optical Navigation Camera (ONC-T, ONC-W1, ONC-W2) onboard Hayabusa2 are also being used for scientific observations of the mission target, C-complex asteroid 162173 Ryugu. Science observations and analyses require rigorous instrument calibration. In order to meet this requirement, we have conducted extensive inflight observations during the 3.5 years of cruise after the launch of Hayabusa2 on 3 December 2014. In addition to the first inflight calibrations by Suzuki et al. (2018), we conducted an additional series of calibrations, including read- out smear, electronic-interference noise, bias, dark current, hot pixels, sensitivity, linearity, flat-field, and stray light measurements for the ONC.
    [Show full text]
  • IIBC NEWSLETTER Vol.137 Mar
    Mar. 2019 Vo1l. 37 Having the power to grasp the essential in an era of turbulent change Indicating concrete activity goals to Haruaki Deguchi, President, Ritsumeikan Asia Pacific University (APU) foster global human resources Kiyotaka Takahashi, Director, International Affairs Office, Toyo University Special feature Global human resource training at universities 2 Consulting on global human resources and management A university focused on fostering globally competent ICT specialists Interview with Rochelle Kopp Dr. Emiko Kaneko, Professor at the Center for Language Research, University of Aizu My turning point IIBC brought about ENGLISH CAFÉ by English Report 18 Rakugo artist Katsura Kaishi 14 The Institute for International Business Communication Special feature Global human resource training at universities Special feature Global human resource training at universities Amidst the continued advance of globalization, universities are also becoming increasingly global as they seek to foster human resources capable of thriving in society. In 2014, the Ministry of Education, Culture, Sports, Science and Technology (MEXT) launched the Top Global University Project in 2014 to facilitate a thorough reform of universities in Japan and make them more internationally viable. Under this project, MEXT has been actively providing support to universities. This issue of our newsletter addresses the theme of global human resource development at universities, with profiles of three universities chosen under the “Type B” (global traction type) category of the project. Here we will take a closer look at the efforts at each university to enhance their global profile and foster human resources, as well as their future plans. Having the power to grasp the essential in an era of turbulent change Haruaki Deguchi, President, Ritsumeikan Asia Pacific University After holding various executive positions at Nippon Life Insurance Company, he founded Lifenet Insurance Company.
    [Show full text]
  • Japan Higher Education Fair - 2019
    JAPAN HIGHER EDUCATION FAIR - 2019 Date & Time : Jan 30 (Wed) 2019 14:00 - 17:30 hrs Venue: Seminar Hall in Sadashiv Peth Campus. Tilak Maharashtra Vidyapeeth, Pune Add: 1242, Near, Perugate, Sadashiv Peth, Pune, Maharashtra 411030 Prof. Shrikant Atre Head of Japanese language Dept. Tel. +91-20-2443-3290 For Seminar of the inaugurate Session @ Seminar Hall 14:00-16:00 hrs For Individual consultation and lecture if so desired by the University 14:00-17:30 hrs @ Each Class Room of Japanese Language Department JASSO in Seminar Hall ; Hokkaido University in Class Room No. 4. 4 Kyoto University in Class Room No. 4.2 ; Kyushu University in Class Room No. 3. 4 Ritsumeikan in Class Room No.2.4 ; The University of Aizu in Class Room No. 3. 3 The University of Tokyo and Nagoya University in Class Room. 3. 5 Hosted by: The University of Tokyo (UTokyo), designated as the "Coordinator for Study in Japan" in India by the Ministry of Education, Culture, Sports, Science and Technology (MEXT) since 2014 October. In Association with: Tilak Maharashtra Vidyapeeth Seminar Program: MC: TMV Japanese Language Department Opening remarks by Dr. Deepak J. Tilak Vice-Chancellor 14:00-14:10 Tilak Maharashtra Vidyapeeth Introduction about Japan including Video show by Mr. Hiroshi Yoshino, Director 14:10-14:25 The University of Tokyo India Office Presentation about Study in Japan by Mr. Raymond TAN Counsellor, Japan 14:25-14:40 Student Service Organization (JASSO) Japan Educational Information Centre, Kuala Lumpur Malaysia Presentation about Experiences in Japan by Mr. Prasoon Ambalathankandy 14:40-14:55 PhD student Graduate School of Information Science and Technology Hokkaido University Presentation : How to find a place, Live, Study and Work in Japan 14:55 -15:10 by Dr.
    [Show full text]
  • Japan Higher Education Fair - 2019
    JAPAN HIGHER EDUCATION FAIR - 2019 Date & Time : January 31 (Thu) 2019, 10:00 hrs-16:30 hrs Venue: Bharati Vidyapeeth Deemed University, College of Engineering Add: Pune-Satara Rd, Dhankawadi, Pune, Maharashtra 411043 Person in charge : Dr. Anand Bhalerao Principal and Dean Tel. +91 20 2410 7390 Mobile: +91 98 8173 1235 For Seminar of the inaugurate session @ Auditorium 11:00-13:50 hrs For Individual consultation@ Each Class Room (TBD) 10:00-16:30 hrs JASSO in Class Room No. Hokkaido University in Class No. Kyoto University In Class Room No. Kyushu University in Class No. Ritsumeikan in Class No. The University of Aizu in Class No. The University of Tokyo/Nagoya University in Class No. Hosted by: The University of Tokyo (UTokyo), designated as the "Coordinator for Study in Japan" in India by the Ministry of Education, Culture, Sports, Science and Technology (MEXT) since 2014 October. In Association with: Bharati Vidyapeeth Deemed University, College of Engineering ( BVU-COE) Seminar Program: MC: Students BVU COE Opening session Introduction: 11:00 - 11:30 Speech remark by Dr. Anand Bhalerao Principal and Dean, Bharati Vidyapeeth University College of Engineering, Pune Introduction about Japan including Video show by Mr. Hiroshi Yoshino, Director 11:30 - 11:45 The University of Tokyo India Office Presentation about Study in Japan by Mr. Raymond TAN Counsellor, Japan 11:45 - 12:00 Student Services Organization (JASSO) Japan Educational Information Centre, Kuala Lumpur Malaysia Presentation ：”Nurturing future leaders and technology talents in IT, Computing, 12:00 - 12:15 and Artificial Intelligence for the 21st Century" by Dr. Saji N Hameed Professor Uncergarduate School of Computer Science and Engineering The University of Aizu Presentation about experiences in Japan by Mr.
    [Show full text]
  • Selection for the FY 2014 Top Global University Project
    Press Release September 2014 Selection for the FY 2014 Top Global University Project We hereby announce the selection of universities for the Top Global University Project. 1. Summary of the Project The Top Global University Project is a funding project that aims to enhance the international compatibility and competitiveness of higher education in Japan. It provides prioritized support for the world-class and innovative universities that lead the internationalization of Japanese universities. Selected universities are expected to press forward with comprehensive internationalization and university reform. ○Type A (Top Type) The Top Type is for world-class universities that have the potential to be ranked in the top 100 in world university rankings. ○Type B (Global Traction Type) The Global Traction Type is for innovative universities that lead the internationalization of Japanese society, based on continuous improvement of their current efforts. 2. Summary of the Selection A notification of an open call was sent to the presidents of all national, public and private universities on April 15, 2014, with the deadline of the call on May 30. After receiving 109 applications from 104 universities, the Selection Committee for Top Global University Project (Chair: Tsutomu Kimura, chairman of the Tokyo Metropolitan Government’s Board of Education) conducted screenings of the applications, and 37 projects (37 universities) were selected as attached. Inquiries: Hideto Matsumoto (Director, Office for International Planning) Kuniaki Sato (Deputy Director,
    [Show full text]
  • METHODOLOGY for the TIMES HIGHER EDUCATION JAPAN UNIVERSITY RANKINGS 2018 March 2018
    THE Japan University Rankings 2018 methodology | Times Higher Education (THE) METHODOLOGY FOR THE TIMES HIGHER EDUCATION JAPAN UNIVERSITY RANKINGS 2018 March 2018 1 THE Japan University Rankings 2018 methodology | Times Higher Education (THE) About THE: Times Higher Education (THE, part of TES Global Limited) is the data provider underpinning university excellence in every continent across the world. As the company behind the world’s most influential university ranking, and with almost five decades of experience as a source of analysis and insight on higher education, we have unparalleled expertise on the trends underpinning university performance globally. Our data and benchmarking tools are used by many of the world’s most prestigious universities to help them achieve their strategic goals. THE Japan University Rankings: The annual Times Higher Education (THE) Japan University Rankings, started in 2017, aims to provide the definitive list of the best universities in Japan, evaluated across four key pillars of Resources, Engagement, Outcomes and Environment. Times Higher Education’s data is trusted by governments and universities and is a vital resource for students, helping them choose where to study. Benesse Corporation is a publisher of educational materials in Japan, and has strong relationships throughout the Japanese education community. These rankings have been prepared by THE, together with Benesse Corporation and are published by Benesse Corporation in Japan and by THE across the world. Independent assurance by PricewaterhouseCoopers LLP: To help demonstrate the integrity of the Rankings, our application of the specific procedures (i) - (viii) has been subject to independent assurance by PricewaterhouseCoopers LLP UK (“PwC”). Their independent assurance opinion on our application of specific procedures (i) – (viii) is set out on the final page of this document.
    [Show full text]
  • 1. Japanese National, Public Or Private Universities
    1. Japanese National, Public or Private Universities National Universities Hokkaido University Hokkaido University of Education Muroran Institute of Technology Otaru University of Commerce Obihiro University of Agriculture and Veterinary Medicine Kitami Institute of Technology Hirosaki University Iwate University Tohoku University Miyagi University of Education Akita University Yamagata University Fukushima University Ibaraki University Utsunomiya University Gunma University Saitama University Chiba University The University of Tokyo Tokyo Medical and Dental University Tokyo University of Foreign Studies Tokyo Geijutsu Daigaku (Tokyo University of the Arts) Tokyo Institute of Technology Tokyo University of Marine Science and Technology Ochanomizu University Tokyo Gakugei University Tokyo University of Agriculture and Technology The University of Electro-Communications Hitotsubashi University Yokohama National University Niigata University University of Toyama Kanazawa University University of Fukui University of Yamanashi Shinshu University Gifu University Shizuoka University Nagoya University Nagoya Institute of Technology Aichi University of Education Mie University Shiga University Kyoto University Kyoto University of Education Kyoto Institute of Technology Osaka University Osaka Kyoiku University Kobe University Nara University of Education Nara Women's University Wakayama University Tottori University Shimane University Okayama University Hiroshima University Yamaguchi University The University of Tokushima Kagawa University Ehime
    [Show full text]
  • International School of the Sacred Heart 2020-21 Profile
    International School of the Sacred Heart 2020-21 Profile Our School The International School of the Sacred Heart is a private, Catholic, college preparatory school for young women. It offers a rigorous curriculum that draws on the natural curiosity and ability of students to help them experience and develop a love of learning. We focus on the whole child--intellectual, spiritual, emotional, social and physical development. Our goals and curriculum are strongly rooted in the Goals and Criteria of the Sacred Heart Schools around the world. Our student population includes boys (in Kindergarten) and girls from 41 nationalities and faculty from 16 different countries. This diversity adds a rich dimension to our learning environment. Students who apply are required to have a high level of English language proficiency. If a student is not a native speaker of English, they may be accepted into one of the two ESL programs that the school offers. 4-3-1 Hiroo Shibuya-ku, Tokyo 150-0012 Our Mission Japan Rooted in the goals of the Society of the Sacred Heart, we educate young women of the +81-3-3409-5951 international community in Tokyo to believe, learn, serve, connect and grow. www.issh.ac.jp Sacred Heart Goals Head of School I. A Personal and Active Faith in God Yvonne Hayes II. A Deep Respect for Intellectual Values [email protected] III. A Social Awareness which Impels to Action IV.The Building of Community as a Christian Value High School Principal V. Personal Growth in an Atmosphere of Wise Freedom Charmaine Young [email protected] Accreditation Middle School Principal The International School of the Sacred Heart has been accredited by the Council of Margaret Griffiths International Schools (CIS) since 1997 and the Western Association of Schools and Colleges [email protected] (WASC) since 1979.
    [Show full text]
  • Global GIGAKU Changes the World
    Top Global University Project The Education Program for Innovative Global Engineers ～ Toward development of an integrated global campus with collaboration between industry, academia, and government ～ NAGAOKA Global GIGAKU Changes the world Division of President Strategies Nagaoka University of Technology 1603-1, Kamitomioka Nagaoka, Niigata 940-2188, JAPAN TEL:+81-258-47-9004 FAX:+81-258-47-9010 http://www.nagaokaut.ac.jp/e/ Producing practical engineers ・Establishing global network and supporting globalization of companies, and expanding overseas internship (enterprise and laboratories) and accepting students of internship and dispatch for Twinning or another programs. to meet the needs of global society Goal of ・Cultivating Global communication skills by learning together with overseas students from around the world, faculty, engineers, University and people in companies in the same campus. Planned ・Realizing long-term overseas internship and study abroad for research at a foreign universities by the time they complete the and Results master's program. On Oct 2014, our project “The Education Program for Innovative Global Engineers ～ Toward ・Producing Japanophile engineers with GIGAKU spirit and faculty of partner universities in the world, and supporting spread of development of an integrated global campus with collaboration between industry, academia, and GIGAKU education in each countries. government ～” was selected as one of Top global universities. We have been promoting globalization of not only in our university but also in local area. Our university is constructing a globally fused campus, aimed at overseas development of education and research based on our interdisciplinary and active international exchange results The University leading the Innovative Global Engineering and science of technology and also has been acknowledged by business as a university to lead Our Image the globalization of Japanese society.
    [Show full text]
  • Profile 1819.Pdf
    International School of the Sacred Heart Our School The Internaonal School of the Sacred Heart is a private, Catholic, college preparatory school for young women. It offers a rigorous curriculum that draws on the natural curiosity and ability of students to help them experience and develop a love of learning. We focus on the whole child--intellectual, spiritual, emoonal, social and physical devel- opment. Our goals and curriculum are strongly rooted in the Goals and Criteria of the Sacred Heart Schools around the world. Our student populaon includes boys (in Kindergarten) and girls from 46 naonalies and various religious denominaons. This diversity adds a rich dimension to our learning environment. Today the Internaonal School of the Sacred Heart educates approximately 550 young women in grades K-12 represenng 42 countries and a faculty from 19 countries. Students who apply are required to have a high level of English language proficiency. However, if a student is not a nave speaker of English, they may be accepted into one of the two ESL programs that the school offers. As an external assessment tool we use the Internaonal Schools’ Assessment in Grades 3 - 8. The results for this year are shown below: AccreditaƟon The Internaonal School of the Sacred Heart is accredited by the Council of Internaonal Schools (CIS) and the Western Associaon of Schools and Colleges (WASC) since 1979. Membership The Internaonal School of the Sacred Heart is a member of the Network of the Sacred Heart schools, the East Asia Council of Overseas Schools (EARCOS), and the Japan Council of Internaonal Schools (JCIS).
    [Show full text]
  • Creative Campus for Nurturing Global Technology Architects
    スーパーグローバル⼤学創成⽀援事業 The Top Global University Project Creative Campus for Nurturing Global Technology Architects 『グロ—バル技術科学アーキテクト」養成キャンパスの創成 Toyohashi University of Technology 国立大学法人 豊橋技術科学大学 Ver 1.0 2014/10/20 Toyohashi Tech was selected as one of 37 Japanese universities to participate in MEXT's "Top Global University Project” 2014/09/26 http://www.tut.ac.jp/english/news/201410/4230.html Toyohashi Tech has been acvely endeavoring to respond to the various Comments by President Takashi Onishi on being selected for this Project challenges for university reform being put forward by the Ministry of Educaon, I am overjoyed to see that Toyohashi Tech has been selected for the Top Global Culture, Sports, Science and Technology (MEXT). Perhaps as a consequence of University Project. As a result of these efforts, it has been selected to parcipate in a number of At Toyohashi Tech we have a long history of collaborave internaonal research and innovave MEXT driven projects. acvely accepng students from overseas, but with this opportunity I hope we can take another step towards becoming a university worthy of the name of a Mulcultural In 2012 it was selected for the Naonal University Reform Enhancement Project, Global Campus. and in 2013 for the Leading Graduate School Program as well as the Program for Toyohashi Tech specializes in providing higher educaon to graduates of Japan’s Promong the Enhancement of Research Universies. technical colleges. By pung these programs into pracce, Toyohashi Tech aims to raise its global We also enthusiascally accept students from regular and technical high schools to join profile to the point that it becomes recognized worldwide as a leading our mission to provide the core human resources to support Japan's industry.
    [Show full text]
  • September 18Th, 2017
    Hana Square Auditorium Hana Square Multimedia Room Hana Square Lobby September 18th, 8:30 AM 2017 Breakfast (Sandwich and coffee available at Lobby) 9:30 AM Opening Remark 10:00 AM Keynote 1 : TV SoC Solutions for the Immersive Display and Intelligent Platform by Seung Jong Choi, Senior VP (System IC Center, LG Electronics Inc) 11:30 AM Lunch at University Restaurant Session 1: Architectures Session 2: Interconnection Networks 1 1:00 PM An Efficient Deadlock-Free Adaptive Routing Algorithm for 3D Network-on-Chips. Jindun Improving Memory Access Efficiency for Heterogeneous Multiprocessor Systems. Hyun- Dai (The Graduate School of Information Production and Systems, Waseda University); moon Park (KETI, Korea); Jinsan Kwon (Korea Electronics Technology Institute, Korea); Xin Jiang (Graduate School of Information Production and Systems, Waseda University, Tae-ho Hwang (KETI, Korea); Dong-Sun Kim (Korea Electronics Technology Institute, Japan); Renjie Li (The Graduate School of Information Production and Systems, Waseda Registration Korea) University, Japan); Takahiro Watanabe (The Graduate School of Information, Production and Systems Of Waseda University, Japan) 1:30 PM Thermal Management in 3D-Homogeneous NoC Systems using Optimized Placement of Orthogonal Instruction Processing: An Alternative to Lightweight VLIW Processors. Liquid Microchannels. Ranjita Dash (National Institute of Technology Rourkela, India); Marcel Brand (Friedrich-Alexander-Univerity Erlangen-Nuremberg, Germany); Frank Vinod Pangracious (American University in Dubai, United Arab Emirates); Ashok Turuk Hannig (University of Erlangen-Nuremberg, Germany); Alexandru Tanase (Friedrich- (National Institute of Technology, Rourkela, India); Amartya Majumdar (National Institute Alexander-Univerity Erlangen-Nuremberg, Germany); Jürgen Teich (University of of Technology Rourkela, India); Jose Risco-Martin (Complutense University of Madrid, Erlangen-Nuremberg, Germany) Spain); Jose Ayala (UCM, Spain) 2:00 PM The Design and Implementation of Scalable Deep Neural Network Accelerator Cores.
    [Show full text]