MPTEE: Bringing Flexible and Efficient Memory Protection to Intel

Total Page:16

File Type:pdf, Size:1020Kb

MPTEE: Bringing Flexible and Efficient Memory Protection to Intel MPTEE: Bringing Flexible and Efficient Memory Protection to Intel SGX Wenjia Zhao Kangjie Lu* Yong Qi* Saiyu Qi Xi’an Jiaotong University University of Minnesota Xi’an Jiaotong University Xidian University University of Minnesota Abstract code, emerge in today’s market. In particular, Intel has pro- Intel Software Guard eXtensions (SGX), a hardware-based vided SGX in its commodity processors, which supports a se- Trusted Execution Environment (TEE), has become a promis- cure region, namely enclave, to protect the internally loaded ing solution to stopping critical threats such as insider attacks code and data. Given its important and practical protection, and remote exploits. SGX has recently drawn extensive re- SGX has been extensively studied and used in practice. For search in two directions—using it to protect the confidentiality example, SCONE [1] uses it to effectively enhance the secu- and integrity of sensitive data, and protecting itself from at- rity of containers with low overhead. JITGuard [17] leverages tacks. Both the applications and defense mechanisms of SGX it to protect the security-critical just-in-time compiler oper- have a fundamental need—flexible memory protection that ations. SGXCrypter[49] utilizes it to securely unpack and updates memory-page permissions dynamically and enforces execute Windows binaries. There are many other useful appli- the least-privilege principle. Unfortunately, SGX does not pro- cations [35], [34], [31],[6], which confirm the practical and vide such a memory-protection mechanism due to the lack of promising applications of SGX. hardware support and the untrustedness of operating systems. Another line of research is to protect SGX itself from at- This paper proposes MPTEE, a memory-protection mech- tacks. While being useful and practical, SGX still suffers anism that provides flexible and efficient enforcement of from a variety of attacks [5, 7–11, 24, 25, 36, 52, 54]. It memory-page permissions in SGX. The enforcement relies is not only vulnerable to various side-channel attacks [8– on our elastic cross-region bound check technique which 11, 25, 36, 52, 54], but also traditional memory-corruption uses only three bound registers but provides six memory per- attacks [5, 24] because the code inside SGX may still be vul- missions. To defend MPTEE against potential attacks, we nerable. To defend against these attacks, researchers have further develop an efficient mechanism that exploits the in- attempted to harden SGX [22, 37, 45, 46]. For example, place bound-check technique to ensure the integrity of the SGX-Shield [37] designs a memory-randomization scheme memory protection. With MPTEE, developers can enhance for SGX environments, and SGXBOUNDS [22] provides an the protection for data and code in SGX enclaves and enforce efficient memory-safety approach for the security of objects the least-privilege principle such as Execute-no-Read mem- in SGX. ory readily. We have implemented MPTEE and extensively Both the SGX applications and the defense mechanisms evaluated its effectiveness, utility, and performance. The re- have a fundamental need—flexibly and securely enforcing sults show that MPTEE incurs a performance overhead of memory-page permissions, such as write (W), read (R), and only 2%–8%, and is effective in ensuring memory protection execute (X), in a least-privilege manner. For example, SGX- and in defending against potential attacks. ELIDE [3] and SGXCrypter [49] ensure enclave-code confi- dentiality with code packing or encryption. Code generation at runtime thus requires to remove the W permission for code 1 Introduction pages—code pages must be non-writable to be compatible Hardware-based trusted execution environments (TEEs), as with the NX enforcement. On the other hand, defense mecha- a way to protect the confidentiality and integrity of data and nisms for SGX also require changes to memory permissions. For example, SGX-Shield requires to remove the W permission *Co-corresponding author. of code pages after randomization. This way, it can ensure that it would not introduce the traditional code-injection at- Permission to make digital or hard copies of part or all of this work for tacks [29]. Overall, a flexible and secure memory-permission personal or classroom use is granted without fee provided that copies are not control is required to enforce the least-privilege principle and made or distributed for profit or commercial advantage and that copies bear to prevent attacks. this notice and the full citation on the first page. Copyrights for third-party While flexible memory-permission enforcement is impor- components of this work must be honored. For all other uses, contact the owner/author(s). tant, SGX, unfortunately, does not provide such a mechanism EuroSys ’20, April 27–30, 2020, Heraklion, Greece due to two main reasons. First, Intel provides very limited © 2020 Copyright held by the owner/author(s). hardware support due to security considerations. The current ACM ISBN 978-1-4503-6882-7/20/04. SGX does not provide instructions for modifying the permis- https://doi.org/10.1145/3342195.3387536 1 sions of the Enclave Page Cache (EPC) after the enclave has provides only four registers, but a flexible memory protection been initialized [14][32]. This is to prevent the untrusted OS requires at least six permission combinations. Spilling bounds from changing the access permissions of EPC to facilitate from registers to memory will significantly incur performance attacks at runtime. Second, permissions for memory pages overhead and require the integrity protection for the bounds of an SGX program are statically decided by the GCC com- in memory. To address these problems, we propose a novel piler which however does not support flexible permissions cross-over memory-layout design that uses only three bound such as execute-only memory. One cannot modify the per- registers to offer the six common memory permissions (e.g., mission configuration of the generated SGX program dueto execute-only or read-only memory) efficiently. We name the the signature-verification mechanism. The signature [33] is design elastic cross-region bound check (CRBC). CRBC is computed for the content and the layout of enclave memory, generic; it is also applicable to embedded systems that lack and its page security properties at build time. The SGX loader the Memory Management Unit (MMU) but require flexible will check the signature at load-time and reject the program memory protection. if the signature cannot be verified. Since the memory-protection mechanism runs in the same As SGX does not support the change of memory permis- address space as the potentially vulnerable SGX code, a re- sions, existing applications have attempted multiple solu- maining problem with MPTEE is that adversaries may abuse tions which are however insecure or inefficient. Specifically, the mechanism to maliciously change memory permissions, SGX-Shield [37] uses software-based DEP to create an NRW invalidating the permission enforcement. We thus further boundary (i.e., non-readable and -writable boundary) to re- provide the enforcement integrity technique which employs move the R and W permissions for code pages. While wasting memory isolation and control-data integrity (CDI) to protect the R15 register, it also incurs an extra overhead for comput- the memory permission enforcement mechanism from attacks. ing the range to check. Meanwhile, the NRW boundary using Note that, while memory isolation and CDI are well studied, a general register can be shifted [5]. SGXELIDE [3] modi- MPTEE exploits the in-place CRBC technique to further fies the p_flags field in the program header entry to make improve their performance and security. With MPTEE, de- the section writable throughout the enclave’s lifetime. This velopers can readily enforce memory permissions flexibly, is insecure because code pages are subject to code-injection efficiently, and securely. attacks after adding writable permission. SGXCrypter [49] We have implemented a prototype of MPTEE and eval- relies on the OS page table to remove the W permission, which uated its security, effectiveness, utility, and performance us- is incompatible with the SGX security model, namely the ing representative SGX programs. The evaluation results fact that the page table is managed by the untrusted OS. In show that the MPTEE can provide efficient permission summary, all of these works are only for a single permission settings to prevent existing known attacks, and can resist change, and their designs waste registers, incur a significant against potential attacks that try to bypass or abuse MPTEE. performance overhead, or introduce security issues. MPTEE’s protection has a small runtime performance aver- Supporting a flexible, efficient, and secure memory pro- age overhead—6.6% for SQLite and 2.18% for Memcached. tection mechanism for SGX is in fact challenging for two Moreover, the enforcement-integrity mechanism, which in- reasons. R1. Limited hardware support. SGX currently does cludes memory isolation and control-data integrity, incurs not have hardware support for flexible memory-permission less than 1% runtime performance overhead, benefiting from enforcement. Although it is possible to implement the en- the in-place CRBC technique. We believe that MPTEE is a forcement with a software-based solution, the runtime and practical and secure memory-protection mechanism that is memory overheads tend to be significant, needless to mention, ready for protecting SGX applications and SGX itself. the size of the code running in SGX will also be significantly We have the following research contributions in this paper. increased. R2. Strong adversary. The security model of SGX assumes that the privileged software (e.g., OS, hypervisor) is untrusted. We thus cannot simply ask the OS or hypervisor to • The novel cross-region bound check technique. We pro- change the memory permissions. In addition, SGX programs pose a new technique to flexibly and dynamically enforce themselves might be vulnerable and thus subject to a variety six common memory permissions of SGX using only three of attacks that may abuse the permission changes.
Recommended publications
  • Deciding Memory Safety for Single-Pass Heap-Manipulating Programs
    Deciding Memory Safety for Single-Pass Heap-Manipulating Programs UMANG MATHUR, University of Illinois, Urbana-Champaign, USA ADITHYA MURALI, University of Illinois, Urbana-Champaign, USA PAUL KROGMEIER, University of Illinois, Urbana-Champaign, USA P. MADHUSUDAN, University of Illinois, Urbana-Champaign, USA MAHESH VISWANATHAN, University of Illinois, Urbana-Champaign, USA We investigate the decidability of automatic program verification for programs that manipulate heaps, andin particular, decision procedures for proving memory safety for them. We extend recent work that identified a decidable subclass of uninterpreted programs to a class of alias-aware programs that can update maps. We 35 apply this theory to develop verification algorithms for memory safetyÐ determining if a heap-manipulating program that allocates and frees memory locations and manipulates heap pointers does not dereference an unallocated memory location. We show that this problem is decidable when the initial allocated heap forms a forest data-structure and when programs are streaming-coherent, which intuitively restricts programs to make a single pass over a data-structure. Our experimental evaluation on a set of library routines that manipulate forest data-structures shows that common single-pass algorithms on data-structures often fall in the decidable class, and that our decision procedure is efficient in verifying them. CCS Concepts: • Theory of computation → Logic and verification; Automated reasoning. Additional Key Words and Phrases: Memory Safety, Program Verification, Aliasing, Decidability, Uninterpreted Programs, Streaming-Coherence, Forest Data-Structures ACM Reference Format: Umang Mathur, Adithya Murali, Paul Krogmeier, P. Madhusudan, and Mahesh Viswanathan. 2020. Deciding Memory Safety for Single-Pass Heap-Manipulating Programs. Proc. ACM Program.
    [Show full text]
  • Intra-Unikernel Isolation with Intel Memory Protection Keys
    Intra-Unikernel Isolation with Intel Memory Protection Keys Mincheol Sung Pierre Olivier∗ Virginia Tech, USA The University of Manchester, United Kingdom [email protected] [email protected] Stefan Lankes Binoy Ravindran RWTH Aachen University, Germany Virginia Tech, USA [email protected] [email protected] Abstract ACM Reference Format: Mincheol Sung, Pierre Olivier, Stefan Lankes, and Binoy Ravin- Unikernels are minimal, single-purpose virtual machines. dran. 2020. Intra-Unikernel Isolation with Intel Memory Protec- This new operating system model promises numerous bene- tion Keys. In 16th ACM SIGPLAN/SIGOPS International Conference fits within many application domains in terms of lightweight- on Virtual Execution Environments (VEE ’20), March 17, 2020, Lau- ness, performance, and security. Although the isolation be- sanne, Switzerland. ACM, New York, NY, USA, 14 pages. https: tween unikernels is generally recognized as strong, there //doi.org/10.1145/3381052.3381326 is no isolation within a unikernel itself. This is due to the use of a single, unprotected address space, a basic principle 1 Introduction of unikernels that provide their lightweightness and perfor- Unikernels have gained attention in the academic research mance benefits. In this paper, we propose a new design that community, offering multiple benefits in terms of improved brings memory isolation inside a unikernel instance while performance, increased security, reduced costs, etc. As a keeping a single address space. We leverage Intel’s Memory result,
    [Show full text]
  • “Sok: Eternal War in Memory”
    “SoK: Eternal War in Memory” Presented by Mengjia Yan MIT 6.888 Fall 2020 Overview • Discuss the paper “SoK: Eternal War in Memory” with concrete examples • Recent progress on memory safety • With a focus on hardware/architecture 2 Motivation • C/C++ is unsafe • EveryboDy runs C/C++ coDe • They surely have exploitable vulnerabilities 3 Low-level Language Basics (C/C++/Assembly) 0x00..0000 • Programmers have more control + Efficient OS memory - Bugs - Programming productivity TEXT (code) Global/Static • Pointers DATA • Address of variables (uint64): index of memory location where variable is stored Heap • Programmers need to do pointer check, e.g. NULL, out-of-bound, use-after-free Stack 0xFF..FFFF 4 Low-level Language Basics 0x00..0000 TEXT (code) Heap Stack 0xFF..FFFF 5 Low-level Language Basics TEXT (code) stack 6 Attacks Code Injection Attack Example TEXT (code) int func (char *str) { Shell code: char buffer[12]; strncpy(buffer, str, len(str)); PUSH “/bin/sh” CALL system stack return 1; } int main() { …. func (input); … } 8 Code Injection Attack TEXT (code) TEXT (code) stack stack buffer Shell code … … Return addr Return addr 9 Attacks 10 Return-Oriented Programming (ROP) int func (char *str) { TEXT (code) TEXT (code) char buffer[12]; strncpy(buffer, str, len(str)); stack stack return 1; } …. int main() { buffer …. … … func (input); Return addr Return addr … } 11 Attacks 12 HeartBleed Vulnerability • Publicly DiscloseD in April 2014 • Bug in the OpenSSL cryptographic software library heartbeat extension • Missing a bound check 13 Attacks
    [Show full text]
  • Intel® Xeon® E3-1200 V5 Processor Family
    Intel® Xeon® E3-1200 v5 Processor Family Specification Update May 2020 Revision 033 Reference Number: 333133-033US Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, see http://www.intel.com/ content/www/us/en/architecture-and-technology/turbo-boost/turbo-boost-technology.html Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548- 4725 or by visiting www.intel.com/design/literature.htm.
    [Show full text]
  • Sok: Hardware Security Support for Trustworthy Execution
    SoK: Hardware Security Support for Trustworthy Execution Lianying Zhao1, He Shuang2, Shengjie Xu2, Wei Huang2, Rongzhen Cui2, Pushkar Bettadpur2, and David Lie2 1Carleton Universityz, Ottawa, ON, Canada 2University of Toronto, Toronto, ON, Canada Abstract—In recent years, there have emerged many new hard- contribute to lowering power consumption, which is critical ware mechanisms for improving the security of our computer for resource-constrained devices. systems. Hardware offers many advantages over pure software Furthermore, hardware is the Root of Trust (RoT) [48], as approaches: immutability of mechanisms to software attacks, better execution and power efficiency and a smaller interface it bridges the physical world (where human users reside) and allowing it to better maintain secrets. This has given birth to the digital world (where tasks run as software). To securely a plethora of hardware mechanisms providing trusted execution perform a task or store a secret, the user trusts at least part of environments (TEEs), support for integrity checking and memory the computer hardware. safety and widespread uses of hardware roots of trust. Dedicated hardware security support has seen its prolif- In this paper, we systematize these approaches through the lens eration since the early days of computers. It can take a of abstraction. Abstraction is key to computing systems, and the interface between hardware and software contains many abstrac- straightforward form as discrete components to assist the tions. We find that these abstractions, when poorly designed, can CPU, ranging from the industrial-grade tamper-responding both obscure information that is needed for security enforcement, IBM Cryptocards (e.g., 4758 [37]), Apple’s proprietary secure as well as reveal information that needs to be kept secret, leading enclave processor (SEP [84]) for consumer electronics, to the to vulnerabilities.
    [Show full text]
  • Operating System Support for Run-Time Security with a Trusted Execution Environment
    Operating System Support for Run-Time Security with a Trusted Execution Environment - Usage Control and Trusted Storage for Linux-based Systems - by Javier Gonz´alez Ph.D Thesis IT University of Copenhagen Advisor: Philippe Bonnet Submitted: January 31, 2015 Contents Preface2 1 Introduction4 1.1 Context.......................................4 1.2 Problem.......................................6 1.3 Approach......................................7 1.4 Contribution....................................9 1.5 Thesis Structure.................................. 10 I State of the Art 12 2 Trusted Execution Environments 14 2.1 Smart Cards.................................... 15 2.1.1 Secure Element............................... 17 2.2 Trusted Platform Module (TPM)......................... 17 2.3 Intel Security Extensions.............................. 20 2.3.1 Intel TXT.................................. 20 2.3.2 Intel SGX.................................. 21 2.4 ARM TrustZone.................................. 23 2.5 Other Techniques.................................. 26 2.5.1 Hardware Replication........................... 26 2.5.2 Hardware Virtualization.......................... 27 2.5.3 Only Software............................... 27 2.6 Discussion...................................... 27 3 Run-Time Security 30 3.1 Access and Usage Control............................. 30 3.2 Data Protection................................... 33 3.3 Reference Monitors................................. 36 3.3.1 Policy Enforcement............................. 36 3.3.2
    [Show full text]
  • ERIM: Secure, Efficient In-Process Isolation with Protection Keys (MPK)
    ERIM: Secure, Efficient In-process Isolation with Protection Keys (MPK) AnjoVahldiek-Oberwagner EslamElnikety NunoO.Duarte Michael Sammler Peter Druschel Deepak Garg Max Planck Institute for Software Systems (MPI-SWS), Saarland Informatics Campus Abstract prevent control-flow hijacks [30], which could circumvent Isolating sensitive state and data can increase the security the bounds checks. On x86-64, pointer masking-based SFI and robustness of many applications. Examples include pro- techniques like Native Client [42] incur overheads of up to tecting cryptographic keys against exploits like OpenSSL’s 42% on the execution of untrusted code [30]. Even with Heartbleed bug or protecting a language runtime from na- hardware-supported bounds checks, like those supported by tive libraries written in unsafe languages. When runtime the IntelMPX ISA extension[26], the overheadis up to 30%, references across isolation boundaries occur relatively in- as shown in by Koning et al. [30] and later in Section 6.5. frequently, then conventional page-based hardware isola- Another approach is to use hardware page protection for tion can be used, because the cost of kernel- or hypervisor- memory isolation [9, 10, 13, 32, 33, 34]. Here, access checks mediated domain switching is tolerable. However, some are performed in hardware as part of the address translation applications, such as the isolation of cryptographic session with no additional overhead on execution within a compo- keys in network-facing services, require very frequent do- nent. However, transferring control between components main switching. In such applications, the overheadof kernel- requires a switch to kernel or hypervisor mode in order to or hypervisor-mediated domain switching is prohibitive.
    [Show full text]
  • Securing Intel Sgx Against Side-Channel Attacks Via Load-Time Synthesis
    SECURING INTEL SGX AGAINST SIDE-CHANNEL ATTACKS VIA LOAD-TIME SYNTHESIS A Dissertation Presented to The Academic Faculty By Ming-Wei Shih In Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy in the School of Georgia Institute of Technology Georgia Institute of Technology December 2019 Copyright © Ming-Wei Shih 2019 SECURING INTEL SGX AGAINST SIDE-CHANNEL ATTACKS VIA LOAD-TIME SYNTHESIS Approved by: Dr. Taesoo Kim, Advisor Dr. Michael Steiner School of Computer Science Security and Privacy Research Georgia Institute of Technology Group Intel Labs Dr. Wenke Lee School of Computer Science Dr. Brendan Saltaformaggio Georgia Institute of Technology School of Computer Science Georgia Institute of Technology Dr. Marcus Peinado Cloud and Infrastructure Security Date Approved: Octobor 23, 2019 Group Microsoft Research To my dear wife, Tiffany, and my family. ACKNOWLEDGEMENTS Foremost, I would like to express my sincere gratitude to my advisor Dr. Taesoo Kim for all the support and guidance he provided to me throughout my Ph.D. study. He has taught me how to conduct research in system security since my first year—when I literally know nothing about how to do so. His solid technical background and logical, critical thinking have always inspired me. I would also like to thank Dr. Marcus Peinado for always providing constructive comments when we collaborated on T-SGX and SGX-Armor. I have learned a lot from working with him. Besides, I would like to thank the rest of my thesis committee: Dr. Wenke Lee, Dr. Michael Steiner, and Dr. Brendan Saltaformaggio for their insightful comments that helped me improve this thesis.
    [Show full text]
  • Lessons Learned from Porting Helenos to RISC-V
    Lessons Learned from Porting HelenOS to RISC-V Martin Děcký [email protected] February 2019 Who Am I Passionate programmer and operating systems enthusiast With a specific inclination towards multiserver microkernels HelenOS developer since 2004 Research Scientist from 2006 to 2018 Charles University (Prague), Distributed Systems Research Group Senior Research Engineer since 2017 Huawei Technologies (Munich), German Research Center, Central Software Institute, OS Kernel Lab Martin Děcký, FOSDEM, February 2nd 2019 Lessons Learned from Porting HelenOS to RISC-V 2 HelenOS in a Nutshell open source general-purpose multiplatform microkernel multiserver operating system designed and implemented from scratch Martin Děcký, FOSDEM, February 2nd 2019 Lessons Learned from Porting HelenOS to RISC-V 4 HelenOS in a Nutshell open source general-purpose multiplatform microkernel multiserver operating system designed and implemented from scratch Custom microkernel Custom user space http://www.helenos.org Martin Děcký, FOSDEM, February 2nd 2019 Lessons Learned from Porting HelenOS to RISC-V 5 HelenOS in a Nutshell open source general-purpose multiplatform microkernel multiserver operating system designed and implemented from scratch 3-clause BSD permissive license https://github.com/HelenOS Martin Děcký, FOSDEM, February 2nd 2019 Lessons Learned from Porting HelenOS to RISC-V 6 HelenOS in a Nutshell open source general-purpose multiplatform microkernel multiserver operating system designed and implemented from scratch Breath-first rather than depth-first
    [Show full text]
  • Memory Corruption Mitigation Via Hardening and Testing
    Memory corruption mitigation via hardening and testing A Dissertation presented by László Szekeres to The Graduate School in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Computer Science Stony Brook University May 2017 Copyright by László Szekeres 2017 Stony Brook University The Graduate School László Szekeres We, the dissertation committe for the above candidate for the Doctor of Philosophy degree, hereby recommend acceptance of this dissertation Dr. R. Sekar – Dissertation Advisor Professor, Department of Computer Science Dr. Scott Stoller – Chairperson of Defense Professor, Department of Computer Science Dr. Long Lu – Committee Member Assistant Professor, Department of Computer Science Dr. Franjo Ivančić – External Committee Member Staff Software Engineer, Google Adjunct Assistant Professor, Columbia University This dissertation is accepted by the Graduate School Charles Taber Dean of the Graduate School ii Abstract of the Dissertation Memory corruption mitigation via hardening and testing by László Szekeres Doctor of Philosophy in Computer Science Stony Brook University 2017 Despite decades of research, memory corruption vulnerabilities continue to be at the fore- front of today’s security threats. There are two main avenues for automating defenses against these vulnerabilities: (a) develop automated analysis/testing techniques to find these bugs, or (b) develop software transformations that block their exploitation, or at least make them more difficult (hardening). This dissertation explores both of these avenues. The thesis begins with a general model of memory corruption attacks and a systematic analysis of previous hardening techniques. We show that there none of the existing solutions protect against control-flow hijacks in a both effective and efficient manner.
    [Show full text]
  • Efficient Fault Tolerance Using Intel MPX And
    Efficient Fault Tolerance using Intel MPX and TSX Oleksii Oleksenko*, Dmitrii Kuvaiskii*, Pramod Bhatotia*, Christof Fetzer*, Pascal Felber** * Technische Universitat¨ Dresden, Germany ** University of Neuchatel,ˆ Switzerland Abstract—Hardware faults can cause data corruptions during Memory Memory computation, and they are especially harmful if these corruptions happen in data pointers. Existing solutions, however, incur high performance overheads, which is unacceptable for compute- out-of-bound access intensive applications. In this work, we present an efficient fault- tolerance approach against hardware faults by exploiting the new object bounds object bounds extensions to the x86 architecture. In particular, we propose that Intel MPX can be effectively used to detect faults in data pointers, while Intel TSX can provide roll-back recovery against these corruptions. Our preliminary evaluation supports this hypothesis, and we estimate the average overhead to be roughly around 50%. pointer corrupted pointer I. INTRODUCTION Critical components of the software stack such as operating (a) (b) systems, file systems, and databases are written in a low- level language (primarily, in C/C++) for improved performance Fig. 1: The concept of fault detection using MPX: (a) correct state, (b) a fault in pointer causes object bounds violation. and flexibility in memory management. However, the normal program flow can be arbitrarily corrupted by bit-flips in CPU protection and hardware transactional memory. In particu- or RAM during run-time. The resulting corruptions can lead lar, our approach is based on the new generations of Intel to catastrophic consequences; especially, if the corruption architecture—starting Skylake—with respective support for happens in data pointers—as they can cause the loss of the memory protection via MPX [4] and transactional memory whole data structure [1].
    [Show full text]
  • Watchdoglite: Hardware-Accelerated Compiler-Based Pointer Checking
    WatchdogLite: Hardware-Accelerated Compiler-Based Pointer Checking Santosh Nagarakatte Milo M. K. Martin Steve Zdancewic Rutgers University University of Pennsylvania [email protected] [email protected] [email protected] Abstract Efficiently and comprehensively detecting and protecting against Lack of memory safety in C is the root cause of a multitude of seri- memory safety violations is unsurprisingly a well researched topic ous bugs and security vulnerabilities. Numerous software-only and with numerous proposals over the years [1, 2, 4, 9–14, 27, 29, 31, hardware-based schemes have been proposed to enforce memory 36]. These include both software-only tools [1, 2, 4, 8, 11, 13, safety. Among these approaches, pointer-based checking, which 14, 27, 29, 31] and hardware instantiations [9, 10, 12, 25, 36]. maintains per-pointer metadata in a disjoint metadata space, has Beyond academia, recent tools from industry—such as Google’s been recognized as providing comprehensive memory safety. Soft- Address Sanitizer [40] in the LLVM compiler and Intel’s Pointer ware approaches for pointer-based checking have high performance Checker compiler [15], patent application [35], and recently an- overheads. In contrast, hardware approaches introduce a myriad nounced MPX ISA extensions [19]—illustrate the importance of of hardware structures and widgets to mitigate those performance detecting memory safety violations. overheads. Prior proposals for detecting memory safety violations pro- This paper proposes WatchdogLite, an ISA extension that pro- vide a wide spectrum of protection ranging from partial counter- vides hardware acceleration for a compiler implementation of measures to comprehensive memory safety. These proposals make pointer-based checking.
    [Show full text]