Course Notes
Total Page:16
File Type:pdf, Size:1020Kb
Load more
Recommended publications
-
Linux and Electronics
Linux and Electronics Urs Lindegger Linux and Electronics Urs Lindegger Copyright © 2019-11-25 Urs Lindegger Table of Contents 1. Introduction .......................................................................................................... 1 Note ................................................................................................................ 1 2. Printed Circuits ...................................................................................................... 2 Printed Circuit Board design ................................................................................ 2 Kicad ....................................................................................................... 2 Eagle ..................................................................................................... 13 Simulation ...................................................................................................... 13 Spice ..................................................................................................... 13 Digital simulation .................................................................................... 18 Wings 3D ....................................................................................................... 18 User interface .......................................................................................... 19 Modeling ................................................................................................ 19 Making holes in Wings 3D ....................................................................... -
Tesis De Microcontroladores.Pdf
UNIVERSIDAD DE EL SALVADOR FACULTAD MULTIDISCIPLINARIA DE OCCIDENTE DEPARTAMENTO DE INGENIERÍA Y ARQUITECTURA. TRABAJO DE GRADUACIÓN DENOMINADO: “DISEÑO DE GUÍAS DE TRABAJO Y CONSTRUCCIÓN DE EQUIPO DIDÁCTICO PARA LA IMPLANTACIÓN DE PRÁCTICAS DE LABORATORIO CON MICRO CONTROLADORES EN LA CARRERA DE INGENIERÍA DE SISTEMAS INFORMÁTICOS DE LA FACULTAD MULTIDISCIPLINARIA DE OCCIDENTE.” PARA OPTAR AL GRADO DE: INGENIERO DE SISTEMA INFORMÁTICOS PRESENTAN: FRANCIA ESCOBAR, ROBERTO ANTONIO GARCÍA, JUAN CARLOS UMAÑA ORDOÑEZ, JORGE ARTURO DOCENTE DIRECTOR ING. JOSE FRANCISCO ANDALUZ NOVIEMBRE, 2007. SANTA ANA EL SALVADOR CENTRO AMÉRICA UNIVERSIDAD DE EL SALVADOR RECTOR MÁSTER RUFINO ANTONIO QUEZADA SÁNCHEZ VICERRECTOR ACADÉMICO MÁSTER MIGUEL ÁNGEL PÉREZ RAMOS VICE RECTOR ADMINISTRATIVO MÁSTER ÓSCAR NOÉ NAVARRETE SECRETARIO GENERAL LICENCIADO DOUGLAS VLADIMIR ALFARO CHÁVEZ FACULTAD MULTIDISCIPLINARIA DE OCCIDENTE DECANO LIC. JORGE MAURICIO RIVERA VICE DECANO LIC. ELADIO ZACARÍAS ORTEZ SECRETARIO LIC. VÍCTOR HUGO MERINO QUEZADA JEFE DE DEPARTAMENTO DE INGENIERÍA ING. RENÉ ERNESTO MARTÍNEZ BERMÚDEZ AGRADECIMIENTOS A DIOS TODOPODEROSO Por permitir que llegara hasta el final de la carrera, por no dejarme solo en este camino y siempre levantarme cuando necesite de su apoyo y fuerza para continuar adelante. A MI MADRE ÁNGELA VICTORIA ESCOBAR DE FRANCIA Por su apoyo, paciencia y ser un pilar en mi vida; sin la cual no hubiese podido culminar la carrera., le dedico este triunfo con las palabras con las que siempre me ha dado confianza y fuerza de seguir adelante “se triunfa cuando se persevera”. A MI PADRE JOSÉ ANTONIO FRANCIA ESCOBAR Que su ejemplo formo en mi la idea de siempre mirar más adelante, seguir luchando y creer que siempre es posible superarse cada día más; gracias por su inmenso apoyo desde todos los puntos de mi carrera y mi vida, como padre, docente, asesor y amigo. -
Genel Amaçli Robot Kolu Tasarimi
DOKUZ EYLÜL ÜNøVERSøTESø FEN Bø/øMLERø ENSTøTÜSÜ GENEL AMAÇLI ROBOT KOLU TASARIMI Orhan Efe ALP Nisan, 2012 øZMøR GENEL AMAÇLI ROBOT KOLU TASARIMI Dokuz Eylül Üniversitesi Fen Bilimleri Enstitüsü Yüksek Lisans Tezi Mekatronik Mühendisli÷i Bölümü, Mekatronik Mühendisli÷i ProgramÕ Orhan Efe ALP Nisan, 2012 øZMøR TEùEKKÜR ÇalÕúmalarÕm boyunca de÷erli yardÕm ve katkÕlarÕyla beni yönlendiren, hoúgörü ve sabÕr gösteren de÷erli hocam ve tez danÕúmanÕm Yrd. Doç. Dr. Nalan ÖZKURT’a, yine önemli tecrübelerinden faydalandÕ÷Õm Prof. Dr. Erol UYAR hocama, robotik konusunda yo÷un tecrübelerinden yararlandÕ÷Õm de÷erli arkadaúÕm Aytekin GÜÇLÜ ’ye, mekanik aksam konusunda yo÷un eme÷i geçen, atölye ve teçhizatlarÕQÕ kullanÕPÕma açan de÷erli ustalarÕm Önder ve Erkan KURTKAFA’ya, bana verdikleri destek için çok teúekkür ederim. Son olarak bu günleri görmemi sa÷layan, hayatÕmda herúeyi borçlu oldu÷um herúeyden çok sevdi÷im, güvenlerini ve sevgilerini her zaman yo÷un hissetti÷im Húim Hatice ALP, annem Nüzhet ALP, babam Ali Ergün ALP, ablalarÕm Fethiye Yelkin ALP, Ceren SERøNKAN, Canan TOKEM, dayÕm Niyazi TOKEM ve anneannem Fikriye TOKEM’ en büyük teúekkürü borç bildi÷imi söylemek isterim. Orhan Efe ALP iii GENEL AMAÇLI ROBOT KOLU TASARIMI ÖZ Bu tez, üç eksen ve bir adet tutucuya sahip bir robot manipülatör ve robot manipülatöre insansÕ el hassasiyeti kazandÕrmak amacÕ ile ivmeölçer sensörlerden gönderilen komutlarla yönlendirilen, mikroiúlemci ailesinden PIC ile kontrol edilen servo motor sürücü kartÕ tasarÕm çalÕúmasÕQÕ ortaya koymaktadÕr. Robot manipülatörün tasarÕPÕ için Dassault Systemes firmasÕQÕn üretti÷i Solidworks programÕ kullanÕlmÕúWÕr. BaskÕ devre tekni÷i ile üretilen 5 adet servo motoru sürebilen motor sürücü kartÕ Proteus ve Eagle çizim programlarÕnda tasarlanmÕú ve çizilmiútir. -
Universidad De San Carlos De Guatemala Facultad De Ingeniería Escuela De Ingeniería Mecánica Eléctrica
Universidad de San Carlos de Guatemala Facultad de Ingeniería Escuela de Ingeniería Mecánica Eléctrica IMPLEMENTACIÓN DEL PIC PLC AL LABORATORIO DE ELECTRÓNICA III Juan Alejandro Ortíz Chial Asesorado por el Ing. Enrique Sarvelio Ortíz Chial Guatemala, mayo de 2018 UNIVERSIDAD DE SAN CARLOS DE GUATEMALA FACULTAD DE INGENIERÍA IMPLEMENTACIÓN DEL PIC PLC AL LABORATORIO DE ELECTRÓNICA III TRABAJO DE GRADUACIÓN PRESENTADO A LA JUNTA DIRECTIVA DE LA FACULTAD DE INGENIERÍA POR JUAN ALEJANDRO ORTÍZ CHIAL ASESORADO POR EL ING. ENRIQUE SARVELIO ORTÍZ CHIAL AL CONFERÍRSELE EL TÍTULO DE INGENIERO ELECTRICISTA GUATEMALA, MAYO DE 2018 UNIVERSIDAD DE SAN CARLOS DE GUATEMALA FACULTAD DE INGENIERÍA NÓMINA DE JUNTA DIRECTIVA DECANO Ing. Pedro Antonio Aguilar Polanco VOCAL I Ing. Angel Roberto Sic García VOCAL II Ing. Pablo Christian De León Rodríguez VOCAL III Ing. José Milton De León Bran VOCAL IV Br. Óscar Humberto Galicia Núñez VOCAL V Br. Carlos Enrique Gómez Donis SECRETARIA Inga. Lesbia Magalí Herrera López TRIBUNAL QUE PRACTICÓ EL EXAMEN GENERAL PRIVADO DECANO a.i. Ing. Angel Roberto Sic García EXAMINADOR Ing. Bayron Armando Cuyán Culajay EXAMINADOR Ing. Julio Rolando Barrios Archila EXAMINADOR Ing. Jorge Gilberto González Padilla SECRETARIO Ing. Hugo Humberto Rivera Pérez HONORABLE TR¡BUNAL EXAMINADOR En cumplimiento con Ios preceptos que establece la ley de la Universidad de San Carlos de Guatemala, presento a su consideracién mi trabajo de graduación titulado: IMPLEMENTACIÓN DEL PIC PLC AL LABORATORIO DE ELECTRÓNICA I¡I Tema que me fuera asignado por la Dirección de la Escuela de lngeniería Mecánica Eléctrica, con fecha 01 de julio de 2011. Ghial ACTO QUE DEDICO A: Dios Por ser una importante influencia en mi carrera, entre otras cosas. -
Pipenightdreams Osgcal-Doc Mumudvb Mpg123-Alsa Tbb
pipenightdreams osgcal-doc mumudvb mpg123-alsa tbb-examples libgammu4-dbg gcc-4.1-doc snort-rules-default davical cutmp3 libevolution5.0-cil aspell-am python-gobject-doc openoffice.org-l10n-mn libc6-xen xserver-xorg trophy-data t38modem pioneers-console libnb-platform10-java libgtkglext1-ruby libboost-wave1.39-dev drgenius bfbtester libchromexvmcpro1 isdnutils-xtools ubuntuone-client openoffice.org2-math openoffice.org-l10n-lt lsb-cxx-ia32 kdeartwork-emoticons-kde4 wmpuzzle trafshow python-plplot lx-gdb link-monitor-applet libscm-dev liblog-agent-logger-perl libccrtp-doc libclass-throwable-perl kde-i18n-csb jack-jconv hamradio-menus coinor-libvol-doc msx-emulator bitbake nabi language-pack-gnome-zh libpaperg popularity-contest xracer-tools xfont-nexus opendrim-lmp-baseserver libvorbisfile-ruby liblinebreak-doc libgfcui-2.0-0c2a-dbg libblacs-mpi-dev dict-freedict-spa-eng blender-ogrexml aspell-da x11-apps openoffice.org-l10n-lv openoffice.org-l10n-nl pnmtopng libodbcinstq1 libhsqldb-java-doc libmono-addins-gui0.2-cil sg3-utils linux-backports-modules-alsa-2.6.31-19-generic yorick-yeti-gsl python-pymssql plasma-widget-cpuload mcpp gpsim-lcd cl-csv libhtml-clean-perl asterisk-dbg apt-dater-dbg libgnome-mag1-dev language-pack-gnome-yo python-crypto svn-autoreleasedeb sugar-terminal-activity mii-diag maria-doc libplexus-component-api-java-doc libhugs-hgl-bundled libchipcard-libgwenhywfar47-plugins libghc6-random-dev freefem3d ezmlm cakephp-scripts aspell-ar ara-byte not+sparc openoffice.org-l10n-nn linux-backports-modules-karmic-generic-pae -
Gputils 0.13.3
gputils 0.13.3 October 27, 2007 1 James Bowman and Craig Franklin July 31, 2005 Contents 1 Introduction 4 1.1 ToolFlows ....................................... ... 4 1.1.1 AbsoluteAsmMode ............................... .. 4 1.1.2 RelocatableAsmMode. .... 4 1.1.3 WhichToolFlowisbest?. ..... 5 1.2 Supportedprocessors . ........ 5 2 gpasm 7 2.1 Runninggpasm .................................... .... 7 2.1.1 Usinggpasmwith“make” . .... 8 2.1.2 Dealingwitherrors.. ... .... .... .... ... .... .... ..... 9 2.2 Syntax.......................................... ... 9 2.2.1 Filestructure ................................. .... 9 2.2.2 Expressions................................... ... 9 2.2.3 Numbers ....................................... 11 2.2.4 Preprocessor .................................. ... 12 2.2.5 Processorheaderfiles. ...... 12 2.3 Directives ...................................... ..... 13 2.3.1 Codegeneration ................................ ... 13 2.3.2 Configuration.................................. ... 13 2.3.3 Conditionalassembly. ...... 13 2.3.4 Macros ........................................ 13 2.3.5 $ ........................................... 14 2.3.6 Suggestionsforstructuringyourcode . ........... 14 2.3.7 Directivesummary .............................. .... 15 2.3.8 Highlevelextensions. ...... 24 2.4 Instructions .................................... ...... 27 2.4.1 Instructionsetsummary . ...... 28 2.5 Errors/Warnings/Messages . .......... 30 2.5.1 Errors........................................ 31 2.5.2 Warnings ..................................... -
$Date:: 2020-09-20#$ Contents
gpsim $Date:: 2020-09-20#$ Contents 1 gpsim - An Overview 6 1.1 Makingtheexecutable ......................... 6 1.1.1 MakeDetails-./configureoptions . 6 1.1.2 RPMs.............................. 7 1.1.3 Windows ............................ 7 1.2 Running................................. 7 1.3 Requirements .............................. 8 2 Command Line Interface 9 2.1 attach .................................. 10 2.2 break .................................. 11 2.3 clear................................... 13 2.4 disassemble ............................... 14 2.5 dump .................................. 14 2.6 echo................................... 15 2.7 frequency ................................ 15 2.8 help ................................... 15 2.9 icd.................................... 15 2.10list ................................... 15 2.11load ................................... 16 2.12macros.................................. 16 2.13module ................................. 18 2.14node................................... 19 2.15processor ................................ 20 2.16quit ................................... 20 2.17run.................................... 20 2.18step ................................... 20 1 CONTENTS 2 2.19symbol.................................. 21 2.20stimulus................................. 21 2.21 stopwatch1 ............................... 22 2.22trace................................... 23 2.23version.................................. 23 2.24x..................................... 23 3 Graphical User Interface -
Using Esterel-C to Model and Verify the PIC16F84 Microcontroller
Using Esterel-C to Model and Verify the PIC16F84 Microcontroller Minsuk Lee, Cheryl Koesdjojo, Dixon Koesdjojo and Harish Peri Abstract High-level abstraction and formal modeling of reactive real-time embedded systems is an integral part of the embedded system design process. Such models allow designers to perform rigorous verification of the final product before manufacturing, thus ensuring that the final product is error-free. This paper outlines the process of creating a formal software model of the PIC16F84 microcontroller using the synchronous, event-driven Esterel-C (ECL) language. In addition, it describes the results of performing verification of this model using the XEsterel Verification Environment (XEVE) open-source software package. Finally, it offers a critical analysis of the verification results and suggestions to improve the verification process. Introduction even-driven Esterel-C Language (ECL). More Currently, real-time reactive embedded importantly, it describes and analyzes the results systems are used extensively. Given the mission- of performing formal verification on the model critical nature of such systems, designers cannot using the X Esterel Verification Environment afford to have any errors in the final product. As (XEVE). a result, all errors and behaviors of the system have to be verified and corrected at the design level. The verification process of such models Related Research and Products must be rigorous and as automated as possible, to Existing hardware simulators utilize one of save design time, and to ensure that the model is two simulation techniques: circuit simulation and error-free. This paper describes the process of functional modeling [1]. Circuit simulation designing a software model (simulator) of the involves creating a SPICE model (transistor-level PIC16F84 microcontroller using the synchronous, model) of the target hardware. -
The Complete Electronics Lab for Windows USERS MANUAL
Contents V10 The Complete Electronics Lab for Windows USERS MANUAL www.designsoftware.com 1 Contents COPYRIGHTS © Copyright 1990-2014 DesignSoft, Inc. All rights reserved. All programs and Documentation of TINA, and any modification or copies thereof are proprietary and protected by copyright and/or trade secret law. LIMITED LIABILITY TINA, together with all accompanying materials, is provided on an “as is” basis, without warranty of any kind. DesignSoft, Inc., its distributors, and dealers make no warranty, either expressed, implied, or statutory, including but not limited to any implied warranties of merchantability or fitness for any purpose. In no event will DesignSoft Inc., its distributor or dealer be liable to anyone for direct, indirect, incidental or consequential damages or losses arising from the purchase of TINA or from use or inability to use TINA. TRADEMARKS IBM PC/AT, PS/2 are registered trademarks of International Business Machines Corporation Windows, Windows 9x/ME/NT/2000/XP/Vista / Windows 7/ Window 8 are trademarks of Microsoft Corporation. PSpice is a registered trademark of Cadence Design Systems, Inc. Corel Draw is a registered trademark of Corel Inc. TINA is a registered trademark of DesignSoft, Inc. * English version 2 Contents TABLE OF CONTENTS 1. INTRODUCTION 9 1.1 What is TINA and TINA Design Suite? ............................ 9 1.2 Available Program Versions ............................................ 16 1.3 Optional supplementary hardware .................................. 18 1.3.1 TINALab II High Speed Multifunction PC Instrument ...................................... 18 1.4 LabXplorer Multifunction Instrument for Education and Training with Local and Remote Measurement capabilities ............................................. 19 2. NEW FEATURES IN TINA 21 2.1 List of new features in TINA v10 .................................... -
Gputils.Pdf (184K)
gputils 0.12.2 James Bowman and Craig Franklin July 13, 2004 Contents 1 Introduction 4 1.1 Tool Flows . 4 1.1.1 Absolute Asm Mode . 4 1.1.2 Relocatable Asm Mode . 4 1.1.3 HLL Mode . 5 1.1.4 Which Tool Flow is best? . 5 1.2 Supported processors . 5 2 gpal 7 2.1 Introduction . 7 2.2 Running gpal . 7 2.2.1 Operations . 8 2.2.2 Input files . 8 2.3 Basics . 8 2.3.1 Free-format . 8 2.3.2 Statement terminator . 9 2.3.3 Comments . 9 2.4 Types . 9 2.4.1 Builtin Types . 9 2.4.2 Arrays . 9 2.4.3 Enumerated . 10 2.4.4 Type Alias . 10 2.5 Expressions . 10 2.5.1 Symbols . 10 2.5.2 Symbol Alias . 10 2.5.3 Numbers . 11 2.5.4 Operators . 11 2.5.5 Assignment . 12 2.5.6 Test . 12 2.5.7 Label . 12 2.6 Statements . 12 2.6.1 Assembly . 12 2.6.2 Case . 12 2.6.3 For . 13 1 CONTENTS 2 2.6.4 Goto . 13 2.6.5 If . 14 2.6.6 Loop . 14 2.6.7 Null . 14 2.6.8 Pragma . 14 2.6.9 Return . 15 2.6.10 While . 15 2.7 Declarations . 15 2.7.1 Variables . 15 2.7.2 Constants . 16 2.8 Subprograms . 16 2.8.1 Procedure . 16 2.8.2 Function . 16 2.9 Files . 16 2.9.1 Module . 16 2.9.2 Public . -
Comunicación Entre Microcontroladores Bajo El Protocolo Zigbee”
INSTITUTO POLITÉCNICO NACIONAL ESCUELA SUPERIOR DE INGENIERIA MECÁNICA Y ELECTRICA UNIDAD CULHUACAN “COMUNICACIÓN ENTRE MICROCONTROLADORES BAJO EL PROTOCOLO ZIGBEE” TESIS QUE PARA OBTENER EL TÍTULO DE INGENIERO EN COMUNICACIONES Y ELECTRÓNICA PRESENTAN: ENRIQUE CRUZ VELÁZQUEZ CARLOS FELIPE SANCHEZ GUERRERO Agradecimientos Agradezco a mis padres, hermanos, profesores y compañeros por haber sido parte fundamental en mi formación moral y profesional. Por haberme brindado su apoyo y confianza incondicional. Especialmente quiero agradecer a mis asesores, los profesores Fermín Valencia Figueroa y Eusebio Ricárdez Vázquez cuyos consejos y observaciones sirvieron de guía para la culminación de la presente tesis. Enrique Cruz Velázquez A Dios antes que a nadie por ayudarme en esta etapa que felizmente concluyo, porque cada vez que sentía que este camino se hacia pesado él estaba conmigo; por brindarme salud y darme a mi y a mi familia esta oportunidad de saborear estos momentos tan importantes en mi vida. A mi familia que me han dado todo su apoyo no sólo económico, sino moral, espiritual y emocional. Porque cada vez que me desanimaba ellos estaban ahí siempre con un buen consejo y sobre todo con un mensaje alentador y porque se que mis logros son sus logros, por lo que puedo decir que juntos llegamos al final de esta etapa. Muchas gracias, los quiero mucho, con todo mi corazón, que Dios nos siga llenando de bendiciones y a trabajar en lo que viene. ¡GRACIAS! A mis amigos que siempre estuvieron conmigo en las buenas y en las malas y que juntos fuimos trazando un camino y sobre todo a aquellos que se pusieron la camiseta conmigo para sacar a flote este proyecto, porque no solo fue una cuestión de compañerismo sino de amistad. -
3 Literature Survey : Protocol Verification & Modeling
2-Wire Time Independent Asynchronous Communications By Pj Radcliffe B.Eng. (Melb), M.Eng. (RMIT) A dissertation submitted in fulfillment of the requirements for the degree of Doctor of Philosophy School of Electrical & Computer Engineering Science, Engineering & Technology Portfolio RMIT University Melbourne, Victoria Australia Submitted November 2006 Abstract Communications both to and between low end microprocessors represents a real cost in a number of industrial and consumer products. This thesis starts by examining the properties of protocols that help to minimize these expenses and comes to the conclusion that the derived set of properties define a new category of communications protocol : Time Independent Asynchronous ( TIA) communications. To show the utility of the TIA category we develop a novel TIA protocol that uses only 2-wires and general IO pins on each host. The protocol is analyzed using the Petri net based STG ( Signal Transition Graph) which is widely use to model asynchronous logic. It is shown that STGs do not accurately model the behavior of software driven systems and so a modified form called STG-FT ( STG For Threads) is developed to better model software systems. A simulator is created to take an STG-FT model and perform a full reachability tree analysis to prove correctness and analyze livelock and deadlock properties. The simulator can also examine the full reachability tree for every possible system state ( the cross product of all sub-system states), and analyze deadlock and livelock issues related to unexpected inputs and unusual situations. Reachability pruning algorithms are developed which decrease the search tree by a factor of approximately 250 million.