DOCSLIB.ORG

Power Management Circuits for Energy Harvesting

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Power Management Circuits for Energy Harvesting POWER MANAGEMENT CIRCUITS FOR ENERGY HARVESTING APPLICATIONS A Dissertation by SALVADOR CARREON-BAUTISTA Submitted to the Office of Graduate and Professional Studies of Texas A&M University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY Chair of Committee, Edgar Sánchez-Sinencio Committee Members, Kamran Entesari Arum Han Kenith Meissner Head of Department, Miroslav M. Begovic May 2015 Major Subject: Electrical Engineering Copyright 2015 Salvador Carreon-Bautista ABSTRACT Energy harvesting is the process of converting ambient available energy into usable electrical energy. Multiple types of sources are can be used to harness environmental energy: solar cells, kinetic transducers, thermal energy, and electromagnetic waves. This dissertation proposal focuses on the design of high efficiency, ultra-low power, power management units for DC energy harvesting sources. New architectures and design techniques are introduced to achieve high efficiency and performance while achieving maximum power extraction from the sources. The first part of the dissertation focuses on the application of inductive switching regulators and their use in energy harvesting applications. The second implements capacitive switching regulators to minimize the use of external components and present a minimal footprint solution for energy harvesting power management. Analysis and theoretical background for all switching regulators and linear regulators are described in detail. Both solutions demonstrate how low power, high efficiency design allows for a self-sustaining, operational device which can tackle the two main concerns for energy harvesting: maximum power extraction and voltage regulation. Furthermore, a practical demonstration with an Internet of Things type node is tested and positive results shown by a fully powered device from harvested energy. All systems were designed, implemented and tested to demonstrate proof-of-concept prototypes. ii DEDICATION Para mis padres Salvador y Marisa, cuyo apoyo y ejemplo me han fortalecido cuando lo necesitaba. Para mi esposa Pilar, que estuvo conmigo todo el camino sin yo darme cuenta. iii ACKNOWLEDGEMENTS I am enormously grateful for the people that have helped me accomplish what is presented in this dissertation. I thank my advisor, Dr. Edgar Sanchez-Sinencio, for his knowledge, advice, and friendship throughout my studies here at Texas A&M. If it not for his invitation to visit College Station, I would not be writing this today. I would like to thank my committee members, Dr. Kamran Entesari, Dr. Arum Han, and Dr. Kenith Meissner, for their guidance and support throughout the course of this research. I would like to thank Professors Ahmed Emira Eladawy and Ahmed Mohieldin for their help and insight for our projects. Thanks also go to my friends and colleagues and the department faculty and staff for making my time at Texas A&M University a great experience. Special thanks to the friends I had the privilege of meeting and working alongside. I would like to greatly thank Joselyn Torres and Jorge Zarate, for being both great friends and mentors throughout my time at the AMSC. I would also like to thank Efrain Gaxiola, Miguel Rojas, Xiaosen Liu, Roland Ribeiro, Judy Amanor-Boadu, Jiayi Jin, Carlos Briseño, Fernando Lavalle, Alfredo Costilla, Congyin Shi, Mohamed Abouzied, Felix Fernandez, Roland Ribeiro, as well as Celal Erbay for putting up with my incessant emails and texts asking if we could perform tests on the fuel cells. I would also like to thank Ms. Ella Gallagher for her help and humor throughout my time at the AMSC. iv Furthermore, I would like to extend my thanks to the National Council on Science and Technology of Mexico for the economic support during my doctoral studies. Finally, I am forever thankful for my mother and father, for their encouragement and support; my brother and sister for their own perspective and outlook on things; and to my wife Pilar for her patience, love, and understanding. v TABLE OF CONTENTS Page ABSTRACT .......................................................................................................................ii DEDICATION ................................................................................................................. iii ACKNOWLEDGEMENTS .............................................................................................. iv TABLE OF CONTENTS .................................................................................................. vi LIST OF FIGURES ............................................................................................................ x LIST OF TABLES ....................................................................................................... xviii CHAPTER I INTRODUCTION ....................................................................................... 1 Energy harvesting ....................................................................................... 1 Applications and need for power management .......................................... 2 Energy harvesting sources .......................................................................... 6 Thermoelectric generators .............................................................. 6 Photovoltaic cells ......................................................................... 13 Radiofrequency harvesting ........................................................... 18 Kinetic energy harvesting ............................................................. 24 Alternative energy harvesting sources ......................................... 29 Voltage regulators .................................................................................... 33 Inductive switching regulators ..................................................... 33 Capacitive switching regulators ................................................... 36 Linear regulators .......................................................................... 38 Energy storage elements ........................................................................... 40 Power management’s significance on energy harvesting technology ...... 41 Proposed solution ..................................................................................... 42 CHAPTER II FUNDAMENTALS OF POWER MANAGEMENT SYSTEMS FOR ENERGY HARVESTING ............................................................................................... 47 Introduction .............................................................................................. 47 Switching converter fundamentals ........................................................... 50 Step-up (boost converter) ............................................................. 50 Operating modes .......................................................................... 55 Boost converter control Loop for Pulse Width Modulation ......... 63 Boost converter Control Loop for Pulse Frequency Modulation ................................................................................... 64 vi Step-up (switched capacitor) ........................................................ 67 Switched capacitor control loop for pulse width modulation .................................................................................... 73 Switched capacitor control loop for pulse frequency modulation .................................................................................... 75 Performance comparison .......................................................................... 77 Voltage gain ratio ......................................................................... 77 Power efficiency ........................................................................... 78 Integration .................................................................................... 81 Trade-offs ..................................................................................... 82 Linear regulators ...................................................................................... 84 Low dropout regulators ................................................................ 84 Principles ...................................................................................... 86 Digital LDO approach .................................................................. 89 Performance comparison and state-of-the-art .............................. 93 CHAPTER III A BOOST CONVERTER WITH DYNAMIC INPUT IMPEDANCE MATCHING FOR DC ENERGY HARVESTING SOURCES ...................................... 95 Introduction .............................................................................................. 95 Maximum power point tracking ............................................................... 98 Proposed dynamic matching for boost converter ................................... 100 Block diagram for dynamic MPPT ............................................ 102 Algorithm for pseudo zero current switching ............................ 110 Output voltage setting ................................................................ 111 Building block circuit implementation ................................................... 112 Divider (extraction of Voc/2) ...................................................... 112 Comparators (KP) and charge pump (KCP) ................................. 113 Voltage controlled oscillator ...................................................... 114 Filter ........................................................................................... 114 Pseudo
Load more

Recommended publications
  • Class Notes Class: XI Topic: Chapter-1: Basic Computer Organization (Contd…) Subject: Informatics Practices
    Class Notes Class: XI Topic: Chapter-1: Basic Computer Organization (Contd…) Subject: Informatics Practices Mobile System Organization: Modern mobile system are tiny computers in your hand. Although they have less computing power compared to their bigger version, they handle diverse type of application such as making calls through radio signals, offering camera utilities, handling touch sensitive screens etc. The block diagram of a mobile system is as shown here. A mobile system’s CPU handles diverse types of applications but has a little power compared to computers as mobile system run on battery power. a) Mobile Processor: This is the brain of a smart phone. The CPU receives commands, makes instant calculations, plays audio/video, stores information and send signals throughout the device. The CPU of a mobile system has majorly two sub processors types: i) Communication Processing Unit (CPU) ii) Application Processing Unit (APU) b) Display System: Is responsible for providing display facilities and touch sensitive interface. 1 | P a g e c) Camera System: This sub unit is designed to deliver a tightly bound image processing packages and enable an improved over all picture and video experiences. d) Mobile System Memory: A mobile system also needs memory to work. It comprises of two types of memories RAM and ROM. e) Storage: The external storage of a mobile system is also called expandable storage. It comes in the form of SD cards, or micro SD cards etc. f) Power Management Subsystem: This subsystem is responsible for providing power to a mobile system. The mobile system works on limited power provided through an attached batter unit.
    [Show full text]
  • Idleness-Aware Dynamic Power Mode Selection on the I.MX 7ULP Iot Edge Processor
    Journal of Low Power Electronics and Applications Article Idleness-Aware Dynamic Power Mode Selection on the i.MX 7ULP IoT Edge Processor Alfio Di Mauro 1,* , Hamed Fatemi 2, Jose Pineda de Gyvez 3 and Luca Benini 1 1 Integrated Systems Laboratory, ETHZ, 8092 Zurich, Switzerland; [email protected] 2 NXP Semiconductor, San Jose, CA 95134, USA; [email protected] 3 NXP Semiconductor, 5656 Eindhoven, The Netherlands; [email protected] * Correspondence: [email protected] Received: 15 April 2020; Accepted: 20 May 2020; Published: 5 June 2020 Abstract: Power management is a crucial concern in micro-controller platforms for the Internet of Things (IoT) edge. Many applications present a variable and difficult to predict workload profile, usually driven by external inputs. The dynamic tuning of power consumption to the application requirements is indeed a viable approach to save energy. In this paper, we propose the implementation of a power management strategy for a novel low-cost low-power heterogeneous dual-core SoC for IoT edge fabricated in 28 nm FD-SOI technology. Ss with more complex power management policies implemented on high-end application processors, we propose a power management strategy where the power mode is dynamically selected to ensure user-specified target idleness. We demonstrate that the dynamic power mode selection introduced by our power manager allows achieving more than 43% power consumption reduction with respect to static worst-case power mode selection, without any significant penalty in the performance of a running application. Keywords: edge devices; power management; energy efficiency 1.
    [Show full text]
  • Power-Efficient Body Bias Control for Ultra Low-Power VLSI Systems(本文)
    Power-efficient Body Bias Control for Ultra Low-power VLSI Systems Hayate Okuhara A thesis for the degree of Ph.D. in Engineering Under the supervision of Prof. Hideharu Amano Graduate School of Science and Technology Keio University August 2018 Abstract The power consumption of CMOS VLSI is still one of the main concerns for IoT demands. This is because available energy sources might be limited in some cases when the IoT nodes operate with quite tiny batteries (e.g. wearable computing, sensor systems, and health monitoring systems). On the other hand, recent transistors suffer from detrimental effects such as leakage current and process variations. Both of them increase the entire system power and degrade the battery lifetime; thus, they should be efficiently suppressed. Body bias control is one of the most efficient means to address these issues. It can widely provide an efficient tradeoff between leakage power and gate delay by adjusting the transistor threshold voltages even after chip fabrication. In addition, the body bias effect is further endorsed with the unique transistor structure of Fully Depleted Silicon on Insulators (FD-SOIs). Moreover, this technology provides some good features such as low fabrication cost, high performance, and low-power consumption. Thus, leveraging FD-SOI and body bias control can be an efficient solution for a low power VLSI design. Despite the advantages offered by body biasing, a crucial design challenge is intro- duced, namely, how to find the optimal voltage settings (i.e. power supply and body bias voltages). Improper voltage selection might cause excessive current consumption or timing violations.
    [Show full text]
  • Soc POWER MANAGEMENT UNIT for IOT APPLICATIONS
    Science, Technology and Development ISSN : 0950-0707 SoC POWER MANAGEMENT UNIT FOR IOT APPLICATIONS Annesha Dasgupta*, Manasa Potta*, Vaishaka N. Raj*, Meghana D. R*, Dr. Kendaganna Swamy S+ *UG Students, {name}[email protected] + Assistant Professor, {[email protected]} Department of Electronics & Instrumentation RV College of Engineering, Bangalore, India ABSTRACT Power management in IoT devices is a challenging task because these devices are powered on constantly and often, they are located remotely and must manage the power efficiently. Thus, managing power is one among the chief factors to be considered while developing a custom SOC. Considering the importance of power management in IOT applications, the authors have proposed a design of a power management unit that can be used in SOCs to manage power efficiently. The system consists of LDO, DC-DC Converters and Voltage reference in the design. Power management unit is a flexible system that can be integrated in any SOC’s for power management and additional blocks can be added to improve the power performance of SOC. Keywords: Power Management Unit, Low Power Regulator, DC-DC Converter, Converter, Serial Interface, Voltage Reference, IoT 1. Introduction Internet of Things (IoT) refers to the billions of devices that are embedded with multiple sensors and other top end electronics for the main purpose of automating tasks via the Internet. IoT devices are expected to grow at a lightning speed to a mass 1.3 trillion dollars by the end of this decade. This impact is because IoT has found use in daily objects; smart fridge, smart TV, smart homes etc.
    [Show full text]
  • Multiplexer and Integrated Processor Incorporating Same
    Europäisches Patentamt *EP000708405B1* (19) European Patent Office Office européen des brevets (11) EP 0 708 405 B1 (12) EUROPEAN PATENT SPECIFICATION (45) Date of publication and mention (51) Int Cl.7: G06F 13/40, G06F 1/32 of the grant of the patent: 24.05.2000 Bulletin 2000/21 (21) Application number: 95306666.9 (22) Date of filing: 21.09.1995 (54) Multiplexer and integrated processor incorporating same Multiplexer und integrierter Prozessor mit einem solchen Multiplexer Multiplexeur et processeur intégré pourvu d’un tel multiplexeur (84) Designated Contracting States: (74) Representative: Picker, Madeline Margaret et al AT BE DE DK ES FR GB GR IE IT LU NL PT SE Brookes & Martin, High Holborn House, (30) Priority: 19.10.1994 US 325906 52/54 High Holborn London WC1V 6SE (GB) (43) Date of publication of application: 24.04.1996 Bulletin 1996/17 (56) References cited: • PATENT ABSTRACTS OF JAPAN vol. 9 no. 163 (73) Proprietor: ADVANCED MICRO DEVICES INC. (P-371) ,9 July 1985 & JP-A-60 039237 (HITACHI) Sunnyvale, California 94088-3453 (US) 1 March 1985, • PATENT ABSTRACTS OF JAPAN vol. 14, no. 293 (72) Inventors: (P-1066) 25 June 1990 & JP-A-02 090 382 • Baum, Gary (HITACHI) 29 March 1990 Austin, Texas 78746 (US) • Quimby, Michael S. Austin, Texas 78748 (US) Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid.
    [Show full text]
  • Design and Soc Implementation of a Low Cost Smart Home Energy Management System Trung Kien Nguyen
    Design and soc implementation of a low cost smart home energy management system Trung Kien Nguyen To cite this version: Trung Kien Nguyen. Design and soc implementation of a low cost smart home energy management system. Other. Université Nice Sophia Antipolis, 2015. English. NNT : 2015NICE4127. tel- 01674170 HAL Id: tel-01674170 https://tel.archives-ouvertes.fr/tel-01674170 Submitted on 2 Jan 2018 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. UNIVERSITÉ NICE SOPHIA ANTIPOLIS POLYTECH’NICE-SOPHIA École Doctorale des Sciences et Technologies de l’Information et de la Communication Electronique pour Objets Connectés THESE Pour obtenir le titre de Docteur en Sciences spécialité Electronique de l’Université Nice Sophia Antipolis présentée et soutenue par Kien Trung NGUYEN Conception et réalisation d’un système de gestion intelligente de la consommation électrique domestique Thèse dirigée par Gilles JACQUEMOD Soutenance prévue le 11 Décembre 2015 Jury : P. GARDA Rapporteur Professeur, Université Pierre et Marie Curie Paris S. WEBER Rapporteur Professeur, Université de Lorraine Nancy G. JACQUEMOD Directeur Professeur, UNS Sophia Antipolis E. DEKNEUVEL Co-Encadrant Maître de Conférences, UNS Sophia Antipolis L. HEBRARD Examinateur Professeur, Université de Strasbourg B.
    [Show full text]
  • Jakob Engblom, Phd, Product Management Engineer, Simics Team, Intel, Stockholm, Sweden 2019-05-22
    Jakob Engblom, PhD, Product Management Engineer, Simics team, Intel, Stockholm, Sweden 2019-05-22 Computer Architecture - Uppsala - 2019-05-22 4 My Background Jakob Engblom . Datavetenskap, Uppsala: D92 . PhD, Computer Systems, Uppsala . Product Management Engineer, Intel System Simulation team , Sweden – Previously at IAR, Virtutech, Wind River . Intel Software Evangelist – Simulation . https://software.intel.com/en-us/meet-the- developers/evangelists/team/jakob- engblom . http://engbloms.se/jakob.html Computer Architecture - Uppsala - 2019-05-22 5 What Does Intel Do? • Processors • Intel® Xeon® Phi™ • SSD • Ethernet • Chipsets • Intel® Xeon® • 3D XPoint™ • WiFi • Processors • Intel® Optane™ • Bluetooth • Chipsets • GNSS • Accelerators • 5G Laptop and Server Storage Connectivity desktop • SoC-FPGA • Movidius • Processors • Development tools • FPGA • Nervana • Gateways • Compilers • FPGA-CPU • MobilEye • Connectivity • Simulation solutions • Xeon • Linux & Windows drivers • FPGAs • UEFI & BIOS FPGA AI etc. IoT Software Computer Architecture - Uppsala - 2019-05-22 6 What I do: Product Management Market communications (“PR”) Engineering Product Management Customer Support Sales Computer Architecture - Uppsala - 2019-05-22 7 What’s In a Processor? What’s in a ”Computer”? (Main) Processor cores . Run user-visible OS and applications Main memory - RAM Graphics and display Audio and media processing . Camera, microphone, speakers, image processing, ... Storage – ”Disk” . SATA, NVMe, M.2., SCSI, PCIe, ... Input and output . Local devices: USB, Thunderbolt, Serial, Bluetooth, ... Remote: Ethernet, WiFi, ... Computer Architecture - Uppsala - 2019-05-22 9 Once Upon a Time... The PROCESSOR was the essential part of a system It measured the goodness of the machine in terms like . Megahertz . Instructions per cycle . Cache size The supporting chips did some basic stuff to make the processor do its job..
    [Show full text]
  • I/O Design and Core Power Management Issues in Heterogeneous Multi/Many-Core System- On-Chip
    UC Irvine UC Irvine Electronic Theses and Dissertations Title I/O Design and Core Power Management Issues in Heterogeneous Multi/Many-Core System- on-Chip Permalink https://escholarship.org/uc/item/9g80m9bd Author Kim, Myoungseo Publication Date 2016 Peer reviewed|Thesis/dissertation eScholarship.org Powered by the California Digital Library University of California UNIVERSITY OF CALIFORNIA, IRVINE I/O Design and Core Power Management Issues in Heterogeneous Multi/Many-Core System-on-Chip DISSERTATION submitted in partial satisfaction of the requirements for the degree of DOCTOR OF PHILOSOPHY in Computer Science by Myoung-Seo Kim Dissertation Committee: Professor Jean-Luc Gaudiot, Chair Professor Alexandru Nicolau, Co-Chair Professor Alexander Veidenbaum 2016 c 2016 Myoung-Seo Kim DEDICATION To my father and mother, Youngkyu Kim and Heesook Park ii TABLE OF CONTENTS Page LIST OF FIGURES vi LIST OF TABLES viii ACKNOWLEDGMENTS ix CURRICULUM VITAE x ABSTRACT OF THE DISSERTATION xv I DESIGN AUTOMATION FOR CONFIGURABLE I/O INTERFACE CONTROL BLOCK 1 1 Introduction 2 2 Related Work 4 3 Structure of Generic Pin Control Block 6 4 Specification with Formalized Text 9 4.1 Formalized Text . 9 4.2 Specific Functional Requirement . 11 4.3 Composition of Registers . 11 5 Experiment Results 18 6 Conclusions 24 II SPEED UP MODEL BY OVERHEAD OF DATA PREPARATION 26 7 Introduction 27 8 Reconsidering Speedup Model by Overhead of Data Preparation (ODP) 29 iii 9 Case Studies of Our Enhanced Amdahl's Law Speedup Model 33 9.1 Homogeneous Symmetric Multicore . 33 9.2 Homogeneous Asymmetric Multicore . 35 9.3 Homogeneous Dynamic Multicore .
    [Show full text]
  • Intel Atom® Processor C2000 Product Family for Microserver
    Intel® Atom™ Processor C2000 Product Family for Microserver Datasheet January 2016 Order Number: 330061-003US ByLegal Lines using and Disclaimers this document, in addition to any agreements you have with Intel, you accept the terms set forth below. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. A “Mission Critical Application” is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.
    [Show full text]
  • Coordinated Power Management in Heterogeneous Processors
    COORDINATED POWER MANAGEMENT IN HETEROGENEOUS PROCESSORS A Thesis Presented to The Academic Faculty by Indrani Paul In Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy in the School of Electrical and Computer Engineering Georgia Institute of Technology May 2015 COPYRIGHT © 2015 BY INDRANI PAUL COORDINATED POWER MANAGEMENT IN HETEROGENEOUS PROCESSORS Approved by: Dr. Sudhakar Yalamanchili, Advisor Dr. Karsten Schawn School of Electrical and Computer School of Computer Science Engineering Georgia Institute of Technology Georgia Institute of Technology Dr. Saibal Mukhopadhyay Dr. Lizy K. John School of Electrical and Computer Electrical and Computer Engineering Engineering University of Texas, Austin Georgia Institute of Technology Dr. Hyesoon Kim School of Computer Science Georgia Institute of Technology Date Approved: [Mar 23, 2015] To my parents, husband, and children ACKNOWLEDGEMENTS This thesis would not have been possible without the assistance, guidance and constant inspiration of many individuals. First of all, I would like to express my deepest appreciation and thanks to my advisor Dr. Sudhakar Yalamanchili for his valuable guidance, insights, immense knowledge, patience and flexibility which made this a thoughtful and rewarding journey. His technical, editorial and general advice and mentoring was essential to the completion of this dissertation and has taught me innumerable lessons and insights on the workings of academic research in general. Although my doctoral studies have come to an end, I look forward to continue our relationship through many collaborations in future. I would also like to thank my dissertation committee members Dr. Saibal Mukhopadhyay, Dr. Hyesoon Kim, Dr. Karsten Schawn and Dr. Lizy K. John for their support and guidance as this dissertation moved from a proposal to a complete study.
    [Show full text]
  • A RISC-V Processor Soc with Integrated Power Management at Submicrosecond Timescales in 28 Nm FD-SOI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 52, NO. 7, JULY 2017 1863 A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI Ben Keller, Student Member, IEEE, Martin Cochet, Student Member, IEEE, Brian Zimmer, Member, IEEE, Jaehwa Kwak, Student Member, IEEE, Alberto Puggelli, Member, IEEE, Yunsup Lee, Student Member, IEEE, Milovan Blagojevi´c, Member, IEEE,StevoBailey,Student Member, IEEE,Pi-FengChiu,Student Member, IEEE, Palmer Dabbelt, Colin Schmidt, Elad Alon, Senior Member, IEEE,KrsteAsanovi´c, Fellow, IEEE, and Borivoje Nikoli´c, Fellow, IEEE Abstract— This paper presents a RISC-V system-on-chip (SoC) demonstrating practical microsecond-scale power management with integrated voltage regulation, adaptive clocking, and power for mobile SoCs. management implemented in a 28 nm fully depleted silicon- Index Terms— Adaptive clock, energy-efficient processor, fine- on-insulator process. A fully integrated simultaneous-switching grained adaptive voltage scaling (AVS), integrated voltage regu- switched-capacitor DC–DC converter supplies an application lator, power management unit (PMU), RISC-V, voltage dithering. core using a clock from a free-running adaptive clock gener- ator, achieving high system conversion efficiency (82%–89%) I. INTRODUCTION and energy efficiency (41.8 double-precision GFLOPS/W) while NERGY efficiency is the key constraint in modern delivering up to 231 mW of power. A second core serves as an integrated power-management unit that can measure Esystems-on-chip (SoCs). Server-class chips are ther- system state and actuate changes to core voltage and fre- mally limited and require better energy efficiency to improve quency, allowing the implementation of a wide variety of power- performance, while the utility of mobile and IoT devices management algorithms that can respond at submicrosecond depends substantially on low energy consumption to pro- timescales while adding just 2.0% area overhead.
    [Show full text]
  • 8Th Gen Intel® Core™ Processor Family I/O Datasheet, Vol. 1
    7th Generation Intel® Processor Family I/O for U/Y Platforms, 8th Generation Intel® Processor Family I/O for U/YPlatforms, and 10th Generation Intel® Processor Family I/O for Y Platforms Datasheet – Volume 1 of 2 Supporting 7th Generation Intel® Processor Families for U/Y Platforms 8th Generation Intel® Processor Family for UPlatforms formerly known as Kaby Lake and Kaby Lake Refresh, 8th Generation Intel® Processor Family for Y Platforms, and 10th Generation Intel® Processor Family for Y Platforms formerly known as Amber Lake 4-Core December 2019 Revision 006 Document Number: 334658-006 You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
    [Show full text]