Computer Architecture
A note according to Pokhara University’s course syllabus
Compiled By: Deepak Kumar Karn
©2013 http://deepakkarn.wordpress.com/ All rights reserved
About this note:
This note covers almost all topics of Computer Architecture’s Course Syllabus according to Pokhara University, Nepal.
This note may not give you the detail Knowledge of Computer Architecture but will help you in Exams.
I’m not writer of this note book. I just compiled it from different resources.
References:
Teachers:
[1]Assistant Professor Nitu Bharti, Nepal Engineering College, Nepal
[2]Assistant Professor Dayaram Budhathoki, Nepal Engineering College, Nepal
Books:
[1] Computer System Architecture (3rd Ed) by M Morris Mano [2] Computer Organization and Architecture by William Stallings
And: Google search (www.google.com)
Contents Pages
Chapter 1: Introduction ______1
Chapter 2: Central Processing Unit______9
Chapter 3: Control Unit Design ______46
Chapter4: Input/ Output Organization______63
Chapter5: Memory Organization______82
Chapter6: RISC, CISC and Pipelining Techniques______94
Chapter 1 :- Introduction
1.) Expanded Structure of IAS computer:-
Figure :- Expanded structure of IAS computer
Memory buffer register (MBR):-
Contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit.
Memory address register (MAR) :-
1 | P a g e Compiled By:- Deepak Kumar Karn Specifies the address of memory in the word to be written from or read into the MBR.
Instruction register (IR) :-
Contains the 8 bits Opcode instruction being executed.
Instruction buffer register (IBR):-
Employed to hold temporarily the right- hand instruction from a word in memory.
Program counter (PC):-
Contains the address of the next instruction-pair to be fetched from memory.
Accumulator (AC) and multiplier quotient (MQ):-
Employed to hold temporarily operands and results of ALU operations. For example, the result of multiplying two 40-bit numbers is an 80-bit number; the most significant 40 bits are stored in the AC and the least significant in the MQ.
Central processing unit (CPU):-
Controls the operation of the computer and performs its data processing functions; often simply referred to as processor.
I/O:-
Moves data between the computer and its external environment.
2 | P a g e Compiled By:- Deepak Kumar Karn 2.) Flow chart of IAS Computer:-
3 | P a g e Compiled By:- Deepak Kumar Karn The IAs operates by respectively performing as instruction cycle. Each instruction cycle consists of two sub-cycles.
Fetch Cycle:-
The opcode of next instruction is loaded into the IR and the address portion is loaded into the MAR. This instruction may be taken from the IBR, or it can be obtained from memory by loading a word into the MBR, and then down to the IBR, IR and MAR.
Execute Cycle:-
The control circuitry interprets the Opcode & executes the instruction by sending out the appropriate control signals to cause data to be moved or an operation to be performed by the ALU.
3.)IAS instruction format:-
The memory of IAS consists of 1000 storage locations called words of 40 binary digits each. Both data & instructin are stored there, Number are represented in binary form.
Fig. IAS Format
4 | P a g e Compiled By:- Deepak Kumar Karn Each number is represented by a sign bit and a 39 bit value. A word may also contain 20 bit instruction consisting of an 8 bit operation code(opcode) specifying the operation to be performed and 12 bit address designing one of the words in memory (numbered from 0 to 999)
IAS computer had a total of 21 instruction that can be grouped as follows.
1. Data transfer:-
Move data between memory and ALU register or between two ALU registers.
2. Unconditional branch:-
The control unit executes instruction in sequence from memory. There sequence can be changed by a branch instruction which facilitates repetitive operations.
3. Conditional branch:-
Branch can be made dependent on a condition thus allowing decision part.
4. Arithmetic:-
It comprises operation performed by ALU
5. Address modify:-
It permits address to be computed in ALU and then inserted into instruction stored in memory.
4.) The difference between computer Organization and Computer Architecture:-
5 | P a g e Compiled By:- Deepak Kumar Karn Computer organization