DOCSLIB.ORG

Protecting the Universal Serial Bus from Over Voltage and Overcurrent Threats

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Protecting the Universal Serial Bus from Over Voltage and Overcurrent Threats APPLICATION NOTES Protecting the Universal Serial Bus from Over Voltage and Overcurrent Threats This application note addresses the various connection of several USB devices by Over current Protection requirements for protecting the Universal providing power through the communica- for USB Power Rails Serial Bus (USB) from overcurrent and over tion cable itself, eliminating the need for voltage environmental threats.The solutions individually powered peripherals. It also The USB port consists of four lines - two presented cover both USB 1.1 and the allows mixed high-speed communications data lines (D+ and D-),Vbus and GND. higher speed USB 2.0 circuitry. Specific between USB and other protocols which connect the USB Hub to the USB emphasis is placed on USB 2.0 with infor- such as Ethernet, DSL, ISDN or peripheral. Overcurrent protection is not mation directed at hot connection over satellite communications normally required on the two data lines current conditions and electrostatic or GND. discharge (ESD) induced in the USB system. USB is an external bus standard that supports data transfer rates of up to 12Mbps USB ports can be configured two different for USB 1.1 and 480Mbps for the new USB ways: As Self-powered ports or Bus- The USB Standard 2.0 standard. USB also supports Plug-and- powered ports. A Self-powered USB Hub The USB specification provides a uniform Play installation and hot plug operation. must have the capability to source up to protocol for the addition and configuration 500mA on Vbus on all of its ports. A Bus- of computer peripherals. USB is designed USB 2.0 addresses the evolution to higher powered Hub does not draw power from around one uniform port size and a match- data transmission rates between computers the USB stream, but may utilize up to ing connector. It uses the concept of a and peripherals or networked LAN or 100ma from upstream devices or hubs to single host and multiple hubs designed to WAN systems. Recent data protocols now allow for functionality of the hub when it is provide uniform and simple methods for reach millions to billions of characters powered down. per second. adding and connecting various peripherals. Bus-powered Hubs can draw up to 500mA The goal of USB is to reduce the number The integrated circuits required to support from an upstream self-powered connection. of cable connections and configurations. A this high-speed technology become increas- Typically 100mA is available for functions single USB port has the capability of driving ingly complex, shrinking feature size and and processors internal to the hub. External up to 127 USB peripherals such as mice, making them more susceptible to over ports in a Bus-powered Hub can supply up modems and keyboards (see Figure 1). current and over voltage occurrences. to 100mA per port, with a maximum of 4 Additionally, a single hub permits the ports per hub. Direct Connection to Computer USB Port(s) USB Bus Transceiver ICs or Power Management ICs may include current limit- ing functions that satisfy USB requirements, however, when the ICs do not include USB Port Mouse current limiting features, are cost prohibi- tive, or supplemental protection is required, the circuit designer may choose external passive current limiting elements for Vbus. Keyboard There is a choice of two low cost technolo- Connection to USB-Powered Hub gies for developing over current protection circuitry.The traditional fuse and the Power Polymer-based PTC (positive temperature Adapter Monitor coefficient) device are the most common. Understanding differences between these two components facilitates choosing the best USB Port Power Adapter protection device for a specific application. Printer Fuses are “one time” devices, since they provide protection from the overload by Power opening only once, after which they must Adapter be replaced.The heart of a traditional fuse Personal Digital Assistant is a metal element, which is heated to its melting point by the excessive current.The Power circuit current flow drops to zero as the Adapter element melts open. Scanner Figure 1.Typical USB communication structures. The PTC also reacts to excessive current, Protection of USB 5 meters and a maximum resistance of but it is self “re-settable”.The conductive Power Rails with a PTC 190mohms.The circuit trace was assumed polymer inside the device increases in to be 4 inches with a trace resistance of resistance when heated by the overload, Various manufacturers implement designs 5mohms/inch. Bus-powered circuits include thereby limiting the circuit current. for USB power management using PTCs. control logic circuitry, which enables soft- Some manufactures use a lower amperage ware control of bus power and port reset device for individual protection of each capabilities.The voltage drop for over PTC Protection port.This individual-port solution provides Function current protection with PTC devices excellent protection since each single port easily meets the requirements in the The PTC functions by limiting potentially can be isolated. Other manufacturers USB specifications. damaging over currents if they exceed the protect multiple ports on a bus with a specified device rating. Heat caused by the single higher amperage device, thereby Overcurrent circuit protection scenarios for over current condition produces thermal creating a lower-cost solution.The higher the Self-powered hubs and Bus-powered expansion in the polymer material. As the amperage solution will be somewhat less hubs depict individual port and multiple polymer expands, it becomes more resistive sensitive to marginal over current condi- (ganged) port protection (Figures 4-7) thereby reducing and limiting the current tions than the individually protected Individual port protection offers advantages flowing through it to a safe level.The port solutions. over ganged port protection; if one port increase in resistance is non-linear and fails, the other ports are unaffected. Figure 3 illustrates the placement of the occurs when the operating current exceeds Additionally, knowledge of the time-to-trip PTC element (1206L OR 1812L Series). the “trip point.” Once the PTC has reached parameter allows the design engineer to (The over voltage suppression devices are its trip point, its resistance will remain high eliminate false circuit trips due to power- shown on the same figure and will be until the power source is removed. Figure 2 on-currents. described in a later section.) illustrates a typical resistance vs. tempera- ture curve of PTC devices.The PTC When designing these USB ports, the engi- Over voltage element usually cuts the current to the neer must insure that the voltage drop Suppression of the circuit as a result of a very small change in does not fall below 4.75V for a Self- USB Power Rails temperature.The current limiting function powered Hub port or 4.40V for a occurs at the point when the resistance of Bus-powered Hub port.The upstream volt- Transient over-voltage suppression of the the PTC element matches the impedance age supplied to a Bus-powered Hub is 4.75. USB power supply rails (Vbus and Signal of the circuit.This is also the peak of the To demonstrate that Littelfuse ® PTC GND) is achieved in these circuits with the power dissipated in the PTC element. devices meet these requirements, voltage addition of two multilayer varistors (MLVs) drop calculations are shown on the Sample and is illustrated as ML1,2 in Figure 3. PTC’s are offered in many different sizes, Calculations page of this document for Figures 4-7 also depict a varistor in several operating voltages and amperage ratings.The several USB port protection applications. port configurations for the protection of Littelfuse 1812L Series, measuring only Vbus. A Littelfuse V5.5MLA0603 MLV is 0.179” x 0.127”, is the size of choice for The calculations for bus-powered hubs shown in all examples. most computer designers. Littlefuse has include a resistance budget for the connect- recently released its 1206L series of PTCs. ing cable.The USB specification specifies Data signal ground (GND) and Vbus tran- This product allows designers to provide that the connection cables for host to hub sients must be suppressed. Good layout single–port protection for ratings up to 1.5A and peripherals have a maximum length of practices prescribe that data signal ground while utilizing 1/3 of the onboard space of an 1 1812L PTC .The 3425L Series of PTCs are USB also used by computer manufacturers due to USB Controller/ Port their surface mount packaging and cost Shield Transceiver competitiveness relative to other solutions for USB power management. ML1 PG1 PTC1 1The 1206L series is available in ratings ranging from VBUS .5A to 1.5A. Samples are available by contacting [email protected]. D+ (UL,CSA,TÜV approvals pending.) D- GND Outside World ML2 PG2 GND Shield Table 1. Symbol Definition D+ D- Shield (Chassis Ground) GND (Signal Ground) SOT1 PTC 1 1206L/1812L Series Resettable PTC ML1, 2 V5.5MLA0603 PG1, 2 PGB0010603 Option: Log Resistance (ohms) Trip Point SOT1 PGB002ST23 SOT23 PulseGuard Surface Mount ESD Suppressors provide High Physical Tie Speed Data Line Protection on both Temperature (°C) D+ and D- lines in one package Figure 2. PTC’s resistance as a function of temperature. Figure 3. USB 2.0 port protection reference design. capacitance of the surge suppression LF PTC V5.5MLA0603 1 element is too large. Power Vdc Power Vdc V5.5MLA0603 1 2 Source +5V + Source +5V 2 3 + LF PTC 3 Data recorded for Figures 8-10 illustrate 4 4 the effect capacitance has on a digital wave- V5.5MLA0603 1 V5.5MLA0603 1 form similar to a USB signal. Figures 8 and 9 2 + 2 3 + show the effect on a digital pulse train at LF PTC 3 4 4 6MHz and 240MHz, respectively.
Load more

Recommended publications
  • ECESATUSB1 This Expresscard Power Esata Port Controller Card
    1 Port ExpressCard Power eSATA Controller Adapter Card StarTech ID: ECESATUSB1 This ExpressCard Power eSATA port controller card can be installed in an available ExpressCard 34/54 mm slot to provide a powered eSATA connection, and also alternatively provide either external SATA (data only) or USB 2.0 connectivity from one uniquely designed port if using with standard eSATA or USB devices. An ideal solution for using an eSATA SSD Flash drive on your laptop, the power eSATA card delivers both a high speed eSATA connection and power from the combined USB port. A versatile connectivity solution, the card features built-in port multiplier support, allowing multi-drive eSATA storage enclosures to be connected to the host computer using a single eSATA cable. Taking advantage of the transfer speed of eSATA connection and the 5V power output of the USB 2.0 port, the ExpressCard Power eSATA adapter is the perfect answer for connecting compatible mobile drive enclosures, similar to the built-in power eSATA port provided by the following laptop computers: Toshiba: Satellite E105, A350, Satellite Pro P300; Qosmio G50, X305, Portege A600, M750, R500, R600; and Tecra M10, R10, A10. Dell: Studio 15, 17; Latitude E6400, E6500; Precision M2400, M4400, M6400, M6400 Covet. Applications Connects to eSATA SSD Flash drives, such as OCZ Throttle, Kangaru e-Flash drives and Ridata Racer series flash drives Provides connectivity between Notebooks and PCs with ExpressCard slots to external drive enclosures with Power eSATA (eSATA+USB) port, or with regular eSATA
    [Show full text]
  • Computer Bus Characteristics
    Upendra Sharma (upsharma.in) Computer Bus A bus, in computing, is a set of physical connections (cables, printed circuits, etc.) which can be shared by multiple hardware components in order to communicate with one another. The purpose of buses is to reduce the number of "pathways" needed for communication between the components, by carrying out all communications over a single data channel. This is why the metaphor of a "data highway" is sometimes used. If only two hardware components communicate over the line, it is called a hardware port (such as a serial port or parallel port). Characteristics A bus is characterised by the amount of information that can be transmitted at once. This amount, expressed in bits, corresponds to the number of physical lines over which data is sent simultaneously. A 32-wire ribbon cable can transmit 32 bits in parallel. The term "width" is used to refer to the number of bits that a bus can transmit at once. Additionally, the bus speed is also defined by its frequency (expressed in Hertz), the number of data packets sent or received per second. Each time that data is sent or received is called a cycle. This way, it is possible to find the maximum transfer speed of the bus, the amount of data which it can transport per unit of time, by multiplying its width by its frequency. A bus with a width of 16 bits and a frequency of 133 MHz, therefore, has a transfer speed equal to: Upendra Sharma (upsharma.in) Types of Buses In reality, each bus is generally constituted of 50 to 100 distinct physical lines, divided into three subassemblies: The address bus (sometimes called the memory bus) transports memory addresses which the processor wants to access in order to read or write data.
    [Show full text]
  • 2 Port Flush Mount Expresscard 54Mm Superspeed USB 3.0 Card Adapter Startech ID: ECUSB3S254F
    2 Port Flush Mount ExpressCard 54mm SuperSpeed USB 3.0 Card Adapter StarTech ID: ECUSB3S254F The ECUSB3S254F 2-Port Flush Mount USB 3.0 ExpressCard Adapter uses a unique form factor design that allows it to sit fully in a standard 54mm laptop ExpressCard slot without sticking out. When inserted, the USB 3.0 ports provided by the ExpressCard adapter sit flush with the sides of the laptop, creating a seamless add-on that can be left installed even while on the move, without having to worry about impact damage to either the card or the ExpressCard slot. The SuperSpeed USB 3.0 Card supports data transfer rates of up to 5Gbps, and is backward compatible with USB 2.0 (at up to 480Mbps), or USB 1.1/1.0 at up to 12/1.5 Mbps respectively - the perfect laptop accessory for users to connect USB devices, both new and old. Applications Users who need USB connectivity, but do not need to swap between other ExpressCard adapters, so will leave the card installed in the card slot Mobile users who want to leave ExpressCard adapters installed, without worry about damaging the card or slot while on the move Connect high performance USB 3.0 external storage devices to a laptop Upgrade an older laptop with USB 3.0 connectivity Expand on your laptop expansion capabilities with additional USB ports Features Unique flush-mount form factor design Two SuperSpeed USB 3.0 compliant ports with support for transfer rates up to 5 Gbps Backward compatible with USB 2.0/1.x devices Compliant with USB 3.0 base specification 1.0 and xHCI specification 0.95 Compliant with
    [Show full text]
  • PDP-11 Bus Handbook (1979)
    The material in this document is for informational purposes only and is subject to change without notice. Digital Equipment Corpo­ ration assumes no liability or responsibility for any errors which appear in, this document or for any use made as a result thereof. By publication of this document, no licenses or other rights are granted by Digital Equipment Corporation by implication, estoppel or otherwise, under any patent, trademark or copyright. Copyright © 1979, Digital Equipment Corporation The following are trademarks of Digital Equipment Corporation: DIGITAL PDP UNIBUS DEC DECUS MASSBUS DECtape DDT FLIP CHIP DECdataway ii CONTENTS PART 1, UNIBUS SPECIFICATION INTRODUCTION ...................................... 1 Scope ............................................. 1 Content ............................................ 1 UNIBUS DESCRIPTION ................................................................ 1 Architecture ........................................ 2 Unibus Transmission Medium ........................ 2 Bus Terminator ..................................... 2 Bus Segment ....................................... 3 Bus Repeater ....................................... 3 Bus Master ........................................ 3 Bus Slave .......................................... 3 Bus Arbitrator ...................................... 3 Bus Request ....................................... 3 Bus Grant ......................................... 3 Processor .......................................... 4 Interrupt Fielding Processor .........................
    [Show full text]
  • Model 225E MIDI Decoder / Preset Manager the 225E MIDI Decoder Translates Incoming MIDI Messages Into Analog Voltages and Pulses
    Description - model 225e MIDI Decoder / Preset Manager The 225e MIDI decoder translates incoming MIDI messages into analog voltages and pulses. These control signals appear on three kinds of "busses" for subsequent distribution to 200e series modules. Four busses are routed internally to 200e series modules that respond directly to MIDI messages. Four more handle only note messages, decoding them into front panel voltages that represent pitches, velocities and pulses with sustain information. An additional six busses handle controller and clock messages (two controllers each), which are translated into standard 0-10 volt control voltages. Busses: Note and Controller message assigments to Pulses and CVs. Note messages are applied to busses A,B,C,D,E,F,G, and H; Continuous Controller and Clock messages are handled by busses J, K, L, M, N, and P. Each bus responds to one selected MIDI channel. But more than one bus may be assigned to the same channel, allowing multiple controllers CVs and note messages to be derived from a single MIDI channel. First select a bus for assignment use "bus select" to illuminate the LED next to the desired bus. MIDI NoteOn and pitch translation: Busses A-H There are two sets of Note messages busses: A-D and E-H. Internal busses will be explained in more detail later. For these busses the following display will appear: Bus:A Ch:15 Poly Tr:24 Ft:75 Vl:/ With the cursor buttons, select a data type. Use the knob to the right of the cursor buttons to enter data for the following fields: Ch: MIDI Channel.
    [Show full text]
  • Computing Platforms Chapter 4
    Computing Platforms Chapter 4 COE 306: Introduction to Embedded Systems Dr. Abdulaziz Tabbakh Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals [Adapted from slides of Dr. A. El-Maleh, COE 306, KFUPM] Next . Basic Computing Platforms The CPU bus Direct Memory Access (DMA) System Bus Configurations ARM Bus: AMBA 2.0 Memory Components Embedded Platforms Platform-Level Performance Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 2 Embedded Systems Overview Actuator Output Analog/Digital Sensor Input Analog/Digital CPU Memory Embedded Computer Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 3 Computing Platforms Computing platforms are created using microprocessors, I/O devices, and memory components A CPU bus is required to connect the CPU to other devices Software is required to implement an application Embedded system software is closely tied to the hardware Computing Platform: hardware and software Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 4 Computing Platform A typical computing platform includes several major hardware components: The CPU provides basic computational facilities. RAM is used for program and data storage. ROM holds the boot program and some permanent data. A DMA controller provides direct memory access capabilities. Timers are used by the operating system A high-speed bus, connected to the CPU bus through a bridge, allows fast devices to communicate efficiently with the rest of the system. A low-speed bus provides an inexpensive way to connect simpler devices and may be necessary for backward compatibility as well. Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 5 Platform Hardware Components Computer systems may have one or more bus Buses are classified by their overall performance: lows peed, high- speed.
    [Show full text]
  • MPC107 PCI Bridge/Integrated Memory Controller Fact Sheet
    Freescale Semiconductor, Inc. Fact Sheet MPC107 PCI BRIDGE MEMORY CONTROLLER The MPC107 PCI Bridge/Integrated Memory Controller provides a bridge between the INTEGRATED MEMORY CONTROLLER Peripheral Component Interconnect (PCI) bus and Motorola MPC6xx, MPC7xx, and The memory interface controls processor and PCI . MPC74xx microprocessors. PCI support allows system designers to design systems interactions to main memory. It supports a variety of . quickly using peripherals already designed for PCI and the other standard interfaces programmable timing supporting DRAM (FPM, EDO), c available in the personal computer hardware environment. The MPC107 provides many SDRAM, and ROM/Flash ROM configurations, up to n of the other necessities for embedded applications, including a high-performance speeds of 100 MHz. I , memory controller and dual-processor support; two-channel flexible DMA controller; an r interrupt controller; an I2O-ready message unit; an inter-integrated circuit controller PCI BUS SUPPORT o (I2C); and low-skew clock drivers. The MPC107 contains an Embedded Programmable The MPC107 PCI interface is designed to connect the t Interrupt Controller (EPIC) featuring five hardware interrupts (IRQs) as well as 16 serial c processor and memory buses to the PCI local bus without u interrupts along with four timers. The MPC107 uses an advanced, 2.5V HiP3 process the need for “glue” logic at speeds up to 66 MHz. The d technology and is fully compatible with TTL devices. MPC107 acts as either a master or slave device on the n o MOTOROLA MPC107 BLOCK DIAGRAM c i m 60x Bus e S Memory Data Data Path e l ECC/Parity a Unit PIU c I O s 2 Memory e Add/Cntl e CCU MCU r DMA F 2 Mem Clocks I C DLL I2C PCIU IRQs Clock In EPIC PLL PCI Clocks ATU Arbiter FO Buffer Timers PCI Bus REQ/GNT OSC For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc.
    [Show full text]
  • The System Bus
    ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 1 The System Bus This lecture describes system buses. These are buses used to interface the CPU with memory and peripherals on separate PC cards. The ISA and PCI buses are used as examples. Introduction characteristics. We will look briefly at two examples of system To increase their flexibility, most general-purpose buses. The ISA (Industrial Standard Architecture) microcomputers include a system bus that allows bus is commonly used in IBM-PC compatibles and printed circuit boards (PCBs) containing memory or is one of the most widely-used system busses. The I/O devices to be connected to the CPU. This allows PCI (Peripheral Component Interconnect) bus is a microcomputer systems to be customized for differ- flexible high-performance peripheral bus that can ef- ent applications. The use of a standard bus also al- ficiently interconnect peripherals and processors of lows manufacturers to produce peripherals that will widely different speeds. work properly with other manufacturers’ computer systems. The system bus consists of a number of parallel Mechanical Characteristics conductors on a backplane or motherboard. There are a number of connectors or “slots” into which Low-cost consumer-grade buses use card-edge con- other PCBs containing memory and I/O devices can nectors to minimize the cost of the peripheral. The be plugged in. plug-in card has contact pads along the edges of the PCB. The motherboard has connectors on the moth- In most cases the system bus is very similar to the erboard that contact these pads.
    [Show full text]
  • TMS320VC5505/5504 DSP Universal Serial Bus 2.0 (USB) Controller
    TMS320VC5505/5504 DSP Universal Serial Bus 2.0 (USB) Controller User's Guide Literature Number: SPRUFO0 September 2009 2 SPRUFO0–September 2009 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Preface ...................................................................................................................................... 13 1 Introduction ...................................................................................................................... 16 1.1 Purpose of the Peripheral ............................................................................................. 16 1.2 Features ................................................................................................................. 16 1.3 Functional Block Diagram ............................................................................................. 17 1.4 Industry Standard(s) Compliance Statement ....................................................................... 17 2 Architecture ...................................................................................................................... 17 2.1 Clock Control ........................................................................................................... 17 2.2 Signal Descriptions .................................................................................................... 18 2.3 Memory Map ............................................................................................................ 18 2.4 USB_DP/USB_DM Polarity Inversion
    [Show full text]
  • PCI Local Bus Specification
    PCI Local Bus Specification Revision 2.2 December 18, 1998 Revision 2.2 REVISION REVISION HISTORY DATE 1.0 Original issue 6/22/92 2.0 Incorporated connector and expansion board specification 4/30/93 2.1 Incorporated clarifications and added 66 MHz chapter 6/1/95 2.2 Incorporated ECNs and improved readability 12/18/98 7KH3&,6SHFLDO,QWHUHVW*URXSGLVFODLPVDOOZDUUDQWLHVDQGOLDELOLW\IRUWKHXVHRIWKLVGRFXPHQW DQGWKHLQIRUPDWLRQFRQWDLQHGKHUHLQDQGDVVXPHVQRUHVSRQVLELOLW\IRUDQ\HUURUVWKDWPD\DSSHDU LQ WKLV GRFXPHQW QRU GRHV WKH 3&, 6SHFLDO ,QWHUHVW *URXS PDNH D FRPPLWPHQW WR XSGDWH WKH LQIRUPDWLRQFRQWDLQHGKHUHLQ &RQWDFWWKH3&,6SHFLDO,QWHUHVW*URXSRIILFHWRREWDLQWKHODWHVWUHYLVLRQRIWKHVSHFLILFDWLRQ 4XHVWLRQVUHJDUGLQJWKH3&,VSHFLILFDWLRQRUPHPEHUVKLSLQWKH3&,6SHFLDO,QWHUHVW*URXSPD\EH IRUZDUGHGWR 3&,6SHFLDO,QWHUHVW*URXS 1(.DWKU\Q +LOOVERUR2UHJRQ 3KRQH ,QVLGHWKH86 2XWVLGHWKH86 )D[ HPDLO SFLVLJ#SFLVLJFRP http://www.pcisig.com ',6&/$,0(5 7KLV3&,/RFDO%XV6SHFLILFDWLRQLVSURYLGHGDVLVZLWKQRZDUUDQWLHVZKDWVRHYHU LQFOXGLQJDQ\ZDUUDQW\RIPHUFKDQWDELOLW\QRQLQIULQJHPHQWILWQHVVIRUDQ\SDUWLFXODU SXUSRVHRUDQ\ZDUUDQW\RWKHUZLVHDULVLQJRXWRIDQ\SURSRVDOVSHFLILFDWLRQRUVDPSOH 7KH3&,6,*GLVFODLPVDOOOLDELOLW\IRULQIULQJHPHQWRISURSULHWDU\ULJKWVUHODWLQJWRXVH RILQIRUPDWLRQLQWKLVVSHFLILFDWLRQ1ROLFHQVHH[SUHVVRULPSOLHGE\HVWRSSHORU RWKHUZLVHWRDQ\LQWHOOHFWXDOSURSHUW\ULJKWVLVJUDQWHGKHUHLQ $/3+$LVDUHJLVWHUHGWUDGHPDUNRI'LJLWDO(TXLSPHQW&RUSRUDWLRQ )LUH:LUHLVDWUDGHPDUNRI$SSOH&RPSXWHU,QF 7RNHQ5LQJDQG9*$DUHWUDGHPDUNVDQG36,%00LFUR&KDQQHO26DQG3&$7DUHUHJLVWHUHG WUDGHPDUNVRI,%0&RUSRUDWLRQ :LQGRZV06'26DQG0LFURVRIWDUHUHJLVWHUHGWUDGHPDUNVRI0LFURVRIW&RUSRUDWLRQ
    [Show full text]
  • Fit-PC Industrial Pcs Product Line Overview
    April 2015 fit-PC Industrial PCs Product Line Overview Maxim Birger Agenda Target Markets x86 Mobile Platforms High Level Overview & Products Brief: IPC2 Intense PC Fit-PC4 fitlet fit-PC3/3i fit-PC2/2i FACE Modules Accessories Target Markets APPLICATIONS EXAMPLES THIN CLIENTS, APPLICATION SPECIFIC IN-VEHICLE SYSTEMS, AUTO INFOTAINMENT DIGITAL SIGNAGE, SMART KIOSKS, MEDICAL CASINO GAMING, VIDEO LOTTERY TERMINALS INDUSTRIAL CONTROLS & AUTOMATION IPTV, SET-TOP BOXES NETWORKING & COMMUNICATIONS OFFICE & HOME USE x86 Mobile Platforms IPC2 IPC2 – Features Platform Intel 4th Gen Core i7/5/3/Celeron @ 15W TDP Dual core 64-bit @ 1.4GHz – 2.1GHz (turbo boost up to 3.3GHz) Up to 16GB DDR3L-1333/1600 memory 2.5’’ HDD/SSD storage Connectivity Expansion Display Interface x3 (DisplayPort, 2x HDMI) Mini PCIe slots x2 (full/half size) Analog/digital audio input/output mSATA x2 (shared Mini PCIe) Intel GbE LAN x2 FACE Module Intel dual band WLAN 802.3 ac + Bluetooth 4.0 OS USB3.0 x4, USB2.0 x2 Windows 7/8, 32/64-bit RS232 serial ports x3 SIM slot Windows Server 2012 R2 Linux 32/64-bit IPC2 – Block Diagram th DDR3L SDRAM Intel 4 Gen Core i7/5/3/ UART Embedded RS232 Serial (up to 8GB DDR3L-1600) MEM Channel A (x64, 800MHz max) RS232 Celeron mobile processor Controller (EC) 2-wire COM3 SO-DIMM 204-pin slot A Memory driver (Haswell ULT) Renesas H8S/2113 MAX3243 DDR3L SDRAM Controller 16-bit MCU RS232 (up to 8GB DDR3L-1600) MEM Channel B (x64, 800MHz max) Dual core 64-bit 2-wire i7-4600U; i5-4300U; Serial SO-DIMM 204-pin slot
    [Show full text]
  • What Is a DMA Controller?
    Direct Memory Access (DMA) For the execution of a computer program, it requires the synchronous working of more than one component of a computer. For example, Processors – providing necessary control information, address etc. buses – to transfer information and data to and from memory to I/O device etc. The interesting factor of the system would be the way it handles the transfer of information among processor, memory and I/O devices. Usually, processors control all the process of transferring data, right from initiating the transfer to the storage of data at the destination. This adds load on the processor and most of the time it stays in the ideal state, thus decreasing the efficiency of the system. To speed up the transfer of data between I/O devices and memory, DMA controller acts as station master. DMA controller transfers data with minimal intervention of the processor. What is a DMA Controller? The term DMA stands for direct memory access. The hardware device used for direct memory access is called the DMA controller. DMA controller is a control unit, part of I/O device’s interface circuit, which can transfer blocks of data between I/O devices and main memory with minimal intervention from the processor. The DMA transfers the data in three modes which include the following. a) Burst Mode: In this mode DMA handover the buses to CPU only after completion of whole data transfer. Meanwhile, if the CPU requires the bus it has to stay ideal and wait for data transfer. b) Cycle Stealing Mode: In this mode, DMA gives control of buses to CPU after transfer of every byte.
    [Show full text]