A Bibliography of Publications on the Intel IA-64 Architecture

Nelson H. F. Beebe University of Utah Department of Mathematics, 110 LCB 155 S 1400 E RM 233 Salt Lake City, UT 84112-0090 USA Tel: +1 801 581 5254 FAX: +1 801 581 4148 E-mail: [email protected], [email protected], [email protected] (Internet) WWW URL: http://www.math.utah.edu/~beebe/ 24 July 2020 Version 2.42

Title word cross-reference MS03, McN06b, RMC04, SzUK+04, Tho03, WCW+04a, WCW+04b, WCW+04c]. 2.2 [Pra98]. 2000 [Hug00a]. 2001 [Ano00g, CMM01]. 2004 [ACM04a]. 2005 (1031 1)/9 [Hig86]. $1-Million [GC97]. [MHTH07]. 256KB [RG02]. 25th [DeG98]. TM [AMD99].− N [Rob05]. 2nd [RG02]. -Bit [Rob05]. 32 [Ano04, BDE+04]. 3300-Itanium-Prozessoren [Ano01f]. 37th 00 [ACM00]. [IEE04]. 390 [GEAS00]. 3D [Wal02]. 3G [BBS+01]. 3MB [WWC02]. 3rd 1.5 [SR03]. 1000 [SSN+01]. 11i [TOML04]. [ACM06, WWC02]. 12th [CF00]. 13th [AH00]. 14th [KK99]. 16-Way [Ano01t, AK00]. 16kB [BMS02]. 4way [USK+01]. 16way [KI01, MSN+01, NTN+01, SYA+01, SUK+01, UMT+01]. 17th [IEE05]. 1998 512 [Fis83, Fis98]. 5L [IBM00]. 5th [Ano03]. [DeG98, JR98]. 1UAXe [Ano00m]. 6-Issue [FO02]. 64 [AAC+04, Ano97, 2 [Ano02b, BH04, CL03, DBC+05, LMOT02,

1 2

Ano98a, Ano98b, Ano99c, Ano00b, Ano00e, Advantage [Geo06]. Advantages Ano00d, Ano00i, Ano00j, Ano00n, Ano00p, [Cha06, Dov99, Int00a]. AES [WWCW00]. BCC+00, CFLZ99, Chr96, CHN99, De 06, Again [Ano01d]. AIX [Ano98b, IBM00]. DBWA00, Die99, Don06, Dos99, Dov99, ALAT [LCHY03]. Algorithms [CHI+03, Dul98, DKK+99, Fan99, FCLZ99, Gig06, Har00, Int00i, Int03a, Int03b, ST99, Har03]. Gru00, Gwe97, Gwe99b, Gwe99a, Gwe00a, allein [Ano01i]. Allianz [Ano01e]. Hew00a, Hew00b, Haa97, Hal98, HKST99, allocation [RDG08]. Alpha Har00, HKN+00, HP03b, HP06, HMR+00, [Ano00l, Ano01x, Kar07]. HMSW01, IBM00, IKN03, Int99, Int00a, Alpha-Architektur [Ano01x]. Int00b, Int00e, Int00f, Int00g, Int00h, Int00c, AlphaServer [Ano02a]. alter [Anoxx]. Int00d, Jar99, Jar01, KW01, Kni99a, Kni99b, Alternative [Ano01c, Liu06, YP98]. Am Kre01b, KKL+00, Mar00, ME02, RT00, [Ano01n]. Amazing [GC97]. AMD RS00, SCV01a, SCV01b, SSN+01, SR00, [AMD01, Ano01y]. Analysis Son98, ST99, TBGOD99, TRD+00, Tho98, [Cam03, BBS+01, Gep00, SmWHA00, Sve02]. UFG+99, WWCW00, WfL00, ZRMH00a, Analyzer [Ano01y, DBC+05]. anatomy ZRMh00b, ZRMH00c, ZRMH00d, ZT00]. [GO98]. Anbieter [Ano01x]. angepasst 64-Bit [Ano01i]. Annual [USE02]. ante [Ano01n]. [AMD01, Ano00n, Ano01g, Ano01y, Cha06, Anwendungen [Ano00i]. AOL AMD99, Ano99e, Ano00f, Ano00g, Ano00h, [Ano01v, GC97]. API [Ano00l]. Aplio Ano01a, Ano01z, ET03, Gok96, Pop02]. [Ano00m]. Application 64-Bit-Architektur [Ano00g]. [Fis79, Int99, Int00e, Int00d, WYX+08]. 64-Bit-CPUs [Ano01n]. 64-Bit-Welt Applications [Ano02d, BBC+02, [Ano01i]. 64-Way [Ano00b, Ano00p]. 64b FURM00a, FURM00b, IBM00, JM02, [BMS02, NH02]. 64bit [Ano01b]. 64TM KKH+01, Sto02, TBB01, BDE+04]. [AMD00, AMD01]. 6M [RMC04]. Applied [SDC01]. Applikationen [Ano01i]. Approach 70-443 [MHTH07]. 733MHz [Kre01b]. [HP03a, HPAD+06, EMM00, FFY05]. approaches [Ano99c]. Approaching 800MHz [Kre01b]. 82460GX [DGMM00]. [Ser02]. apps [Ano00k, Ano01r]. April [ACM00, KK99, NIS00]. architectural ’99 [ACM99]. [mWH98]. Architecture [AMD99, AMD01, AAC+04, Ano99e, abstract [VDBN98]. Abstraction [Int00c]. Ano02a, ACM+04b, BBC+02, CFLZ99, accelerate [EMM00]. Access Cla06, CHI+03, DeG98, Dos99, Dul98, [BMS02, BC04, CDK00]. Accurate FCLZ99, Gru00, Hew00a, Hew00b, HKST99, [DH98, SmWHA00, GDN00]. Achieving HP03a, HP03b, HPAD+06, HMR+00, Int99, [SRM+00]. ACM [ACM04a, ACM99]. Int00e, Int00f, Int00g, Int00h, Int00d, Int03a, Acquires [GC97]. Activities Int03b, Jar99, Kni99a, KFL99, KKL+00, [Ave06, Hun06]. Adaptive [Chu06c, YP98]. Li01, M¨ar03b, McN06a, Moo06, SR98, Add [Kre01a, Rob05]. Address SYA+01, SCHL03, SLHC04, TBGOD99, [LCHY03, QD98]. Adds [Ano00m]. TBB01, UFG+99, Wir99, WfL00, ZRMh00b, Adelaide [KK99]. administration [Pon05]. ZRMH00c, ZRMH00d, Ano00g, Ano02c, Adopts [Ano01s]. Advanced ACM+98, BGM+00, BC04, CDK00, ET03, [KKL+00, LCHY03, Boh98, NIS00]. FFY05, GEAS00, HDL+07, IKN03, Sco01, 3

Tri00, ZRMH00a, Dor99]. Architectures [CHN99, GEAS00, Lew99, SmWHA00]. [Cam03, Fis83, HKN+00, SMJ99, TLS90, Bingaman [BBS+01]. Bioinformatics Fis98, SJS00]. Architektur [Anw06]. Biological [KA06]. Biopolis [Ano00g, Ano01e, Ano01x, Ano01m]. Area [Ano06]. Bit [CMM01]. Arena [Ano01q]. Aren’t [VL97]. [AMD01, Ano00g, Ano00n, Ano01g, Ano01i, ARITH [IEE05]. ARITH-17 [IEE05]. Ano01n, Ano01y, Cha06, Rob05, Wal02, Arithmetic AMD99, Ano99e, Ano00f, Ano00h, Ano01a, [CHN99, IEE05, KK99, TOML04, Ano02c, Ano01z, ET03, Gok96, Pop02, Sco01, Wal02]. LMOT01, LMOT02, dDDL04]. Arms bleiben [Ano01q]. BLISS [Bre02]. Blocks [Gea06]. arrived [Ano01a, Ano01b]. Article [Ano00m, Ano01s, Fis79]. boolean [VB01]. [Ano01p]. assembler [DBC+05]. Assembly Boost [Ano00f]. boosts [Ano01v]. booting [TBGOD99, AMR00]. Assistance [Int00k]. [Dor99]. bottlenecks [CDK00]. bow Association [Ano00m]. AT75C310 [Haa97]. Box [Ano00l]. Branch [Ano00m]. Athlon [Ano99a]. Atlanta [SMJ99, DH98, HSS99, YP98]. breaking [ACM99]. attracts [Ano00k, Ano01r]. [CH03]. breite [Ano01e]. Bridge [Ano00l]. Attributes [Cam03]. Auch [Ano01i]. Bridging [ACM04a, VDBN98]. Briefs Aufgabe [Ano01x]. August [GC97, Leh00a, Leh00b]. Bright [Ano02a]. [AH00, CF00, IEE97, IEE99, IEE00]. Bus [SDC01]. Business [GC97, Anoxx]. Australia [KK99]. Automatic buyers [Ano98a]. Bypassed [FO02]. Bytes [AGMM00, NTN+01, ZWG+97]. [CMM01]. Availability [Qua00a, Qua00b]. Avenue [Ano00m]. AV P [Ano00l]. Awards C [Ano02d, IBM00, Kul06, dD00b, dD00a]. [Kro00a]. aware [GDN00]. AzusA CA [IEE03, ACM00, CF00, IEE02, Ano01s]. [Ano01t, AK00, KI01]. Cache [BMS02, BH04, Int00a, RG02, RMC04, WWC02, BC04, CL03]. cached Back [GC97]. Backend [Liu06]. Backup [LC99]. Caches [VL97]. California [Ano00l]. backward [Ano01y]. Bandwidth [IEE97, IEE99, IEE00, USE00, USE02]. Call [Die99, RG02]. Barcelona [DeG98]. BART [Gea06, Ano01k]. Canada [Ano00l]. [CMM01]. Based Candidate [NIS00]. Cape [IEE05]. Carlo [Ano00n, BBS+01, Int00j, TOML04, WWC02, [SCL06]. Cartridge Ano00e, Ano06, BDE+04, BGM+00, BMM99, [Sam00, SCV01a, SCV01b]. Case [Kul06]. BM00, CHT02, JM02, KW01, Kob01, Pon05, CD [Ano00l]. Celebrates [Ano01d]. cell TBB01, WCW+04a, WCW+04b, WCW+04c]. [WSO+06]. Cellulars [BBS+01]. Center Basic [Fis79, Kre01a, McN06a]. Basics [Ano01d, Sha03]. Centric [BH04]. CEO [Kni99a]. Basics/Introduction [Kni99a]. [Ano01v]. CERN [Pin06]. CGO [IEE03]. Basis [Ano99b, Ano00e, Ano01f]. Bay Challenge [Kre01a]. Challenges [CMM01]. be [Ano98b, Ano00h]. Bea [Cha06, Li01, Ser02, Smi00, Wir99, SK01]. [Ano01c]. Beam [BBS+01, Pin06]. Beats Chancen [Ano00j, Ano00d]. chances [Ano00h]. Behind [Col05]. Benchmark [Ano00d]. Changes [BBS+01, Ano00j]. [Ano01d]. Best [Ano00m]. characterization [HDL+07]. Chassis Betriebssysteme [Ano01i]. better [Ano00l]. Cheney [BBS+01]. Chip [Ano01y]. Beyond [Fis79, Tho98]. bieten [Ano01i, DGMM00, GC97, Pau01, Ano98b, [Ano01c]. big [Ano00a, BBS+01]. Billion Ano00a, Ano01v, BGM+00, WWC02]. [Ser02]. Binary Chipmaker [Ano01y, Anoxx]. Chips 4

[Col05, IEE97, IEE99, IEE00, Ano00e, [ACM99, ACM04a, AH00, Ano03, Ano06, Ano00f, Pop02, Ano99b, Ano00e]. Choice IEE02, NIS00, USE02, ACM06, Pop02]. [Kro00a]. Choices [Ano00k, Ano01r]. Confronts [Die99]. Confusion [GC97]. Chronicles [Col05]. Circuits Connect [Ano00l]. consider [SCV01b]. [HKLS00, IEE02, Moo65, CBF01, Gep00]. Considerations [ZRMh00b, ZRMH00c, Clix [CMM01]. Clock [AWB02, DTZR00, ZRMH00d, ZRMH00a]. constraints RT00, TRD+00, WAB02, BM00]. ClustalW [EFKR01]. Control [CMM01, SMJ99]. [Chu06c]. Cluster Controlled [SLHC04]. Convergence [Ano99b, Wol04, Ano00e, Ano00e]. Clusters [GC97, GEAS00]. coprocessors [CS00]. [Joh06b]. CLX [CMM01]. CO [ACM01]. Core [AWB02, MP01, MB05, McN06b, Cod [IEE05]. Code Sha00a, Sha00b, WAB02]. Corp [Ano00m]. [AMR00, Ano01s, BCC+00, IEE03, Kul06, Corporation [Ano00l, Ano00m, Ano00l]. LC99, VBLvdG08, WWK+01]. Codes correct [dDDL04]. correlating [HSS99]. [Roo06]. Collection [HMSW01, SDC01]. cost [Anoxx, Ano01y, Sib98a]. COM [Ano00m]. COMAs [QD98]. comes cost-efficient [Sib98a]. could [Anoxx]. [Ano00g]. Coming [Wol04]. communities counted [Kro00a]. Counter [Geo06]. [ACM04a]. Compact [SDC01]. Company Courseware [BBS+01]. CPR [SMJ99]. [GC97]. Compaq CPU [Ano00b, Ano00p, Ano01y, Ano01z]. [Ano01q, Ano01x, Ano00a, Ano00o, Ano01w]. CPU2000 [HDL+07]. CPU2006 [HDL+07]. Comparative [Cam03, HDL+07]. CPUs [Ano01n, Ano00c, Ano00c]. Compare [Ano01d]. compatibility Cramming [Moo65]. creature [Ano01v]. [Ano01y]. compilation [GDN00]. Compiler Criteria [Roo06]. Critic [Lew99]. Crystals [Ano01i, BCC+00, BCD+92, DKK+99, [BBS+01]. current [CDK00]. custom DSR01, Fan99, Gwe99c, HKS+04, Hua06, [AMR00]. customizable [FBF+00]. Cycle LC99, Roo06, SLHC04, ZRMh00b, ZRMH00c, [BMS02]. Cycles [HMSW01]. ZRMH00d, CDK00, IKN03, ZRMH00a]. Compiler-driven [LC99]. Compilers Data [AMD99, BC04, BH04, Sha03, VL97, [Ano02d, KFL99, Moo06, CF00, FFY05]. BMM99, CDK00, DKM01, EMM00, HSS99]. Compiling [Hua06, Li01]. Complex Database [Anw06, Gok96, MHTH07]. [Lew99]. Complexity [SRM+00]. Databases [Ano00j, MLH+00]. Datapath Components [Moo65]. Comprehensive [FO02]. Datenbanken [Ano00j]. day [WfL00]. compression [LC99, Luc00]. [Haa97]. Deals [Ano98a]. Death [Tuo02]. CompuServe [GC97]. Computable Debug [JPG02]. Debut [Ano01m]. [BM05]. Computation [HKST99]. December [IEE04]. Decision computations [EMM00]. Computer [Cla06, SmWHA00]. Decryption [Int00i]. [Ano00m, DeG98, HP03a, HPAD+06, IEE05, Defense [BBS+01]. Defining [War97]. KK99, M¨ar03b]. Computers [Ano03]. delay [EFKR01]. demonstrates [Ano00e]. Computing demonstriert [Ano99b, Ano00e]. demos [ACM01, ACM04a, ACM06, Ano00m, [Ano00f]. Demystifying [Son98]. Denver Ano01e, Ano01g, BBS+01, Gep01, GHH+01, [ACM01]. Departments [Ano99a, Ano01d]. KBC+97, KvG01, Mar05, Pin06, SC00, Deshalb [Ano01x]. Design Tak06, Tan06, Anoxx, CH03, CF00, CHT02, [ACM99, ACM00, CBF01, DTZR00, EM00, FFY05, GHH+02, GO98, SCV01b, WSO+06]. Gok96, Gwe99c, Roo06, Ser02, ZRMh00b, Conference ZRMH00c, ZRMH00d, LLC99, ME02, SR00, 5

SK01, ZRMH00a]. designed [BDE+04]. [Ano01m]. Energy [BBS+01]. Engineering Designing [DBWA00, MHTH07]. Designs [Ano00m, SDA05]. Enhanced [Ano00l]. [Ano00m]. Desktop [FURM00a, FURM00b]. Enough [VL97]. Enterprise Detailed [Jar99]. details [Haa97]. [Ano00k, Ano01r]. entschieden [Ano01x]. Developer [Int99, Int00b, Int00j, Int00e, Entwicklung [Ano01m, Ano01o]. Int00f, Int00g, Int00h, Pop02]. Developers Environment [Int00a, Int00d, Tri00]. Developing [KBC+97, UFG+99, SCV01b, VVP+04]. [Sto02, TBB01]. Development Epic [Ano01e, AMR00, ACM+98, [POY+01, UFG+99]. Devices [Gep00]. ACM+04b, BC04, ET03, SR98, SMJ99, diagrams [SmWHA00]. dictionary [Luc00]. SC00, SzUK+04, Son98, Mat04, Ano01e]. Diego [ACM00, USE00]. DIG64 Epic- [Ano01e]. Erfolg [Ano00i]. [DBWA00]. dimensional [SJS00]. Direct erfolgreich [Ano01i]. erkaufen [Ano01x]. [MSP98]. Directed [Smi00, IEE03]. erst [Ano00g]. Europe [BBS+01]. Discloses [AMD99, Gwe99b]. Disclosures Evaluating [De 06]. Exam [MHTH07]. [Hew00a]. discounts [Ano98a]. Distributed Exception [Int00k, dD00b, dD00a]. [Joh06a]. Distribution [TRD+00, RT00]. executables [SDA05]. Execution diverging [Ano01v]. Divide [Int03a]. [Ano04, ACM+04b, BDE+04, ZT00, Division [CHI+03, Har00, Int03b, Rob05]. ACM+98, SR00, WWK+01]. Exits [TLS90]. double [dDDL04]. double-extended Expensive [Lew99]. Experience [Jur06]. [dDDL04]. DoubleVision [Ano00l]. Down Experiences [Joh06b, USE00]. [GC97]. Drive [GC97]. driven [LC99]. experimental Drivers [Chu06b]. drum [Ano01k]. Dual [WCW+04a, WCW+04b, WCW+04c]. [MB05, McN06b]. Dual-Core Explanation [Kre01a]. Explicit [VDBN98]. [MB05, McN06b]. Dual-Thread [MB05]. Explicitly [Ano01e, SC00, Haa97]. DVD [GC97]. Dynamic [Gwe99c, Ram93, explicitly-parallel [Haa97]. Explicitly- BDE+04, BM00, CLS00, QD98, WWK+01]. Parallel-Instruction-Computing- Dynamics [KA06]. [Ano01e]. Expo [Ano06, JR98]. Export [GC97]. Express [Ano01f]. Express5800 earliest [Ano00g]. EarthLink [Ano01v]. [SSN+01]. Express5800/1000 [SSN+01]. Easysoft [Ano00l]. ebnen [Ano01e]. Extended [Ano01d, VDBN98, dDDL04]. edition [Ano00m]. Editor [Cra00]. Extensible [Dor99]. extension [KKN06]. Effective [KKN06, VB01]. Efficient Extensions [TH99]. extraction [GDN00]. [CWY+08, SmWHA00, Sib98a]. Einblick Eyelet [Ano00m]. [Ano01u]. Einf¨uhrung [M¨ar03b]. Electronic [Ano00l, Ano99a]. Elementary Fab [MC07]. face [Ano01v]. factor [Hig86]. [Mar00, Mar03a, dDDL04]. Elements Factorization [QOV09]. Family [Gwe99c]. ELI [Fis83, Fis98]. ELI-512 [Ano04, Hew01, POY+01]. fassen [Ano01q]. [Fis83, Fis98]. Elimination Fast [Lew99, Mar05, dDDL04, Mar03a]. [WfL00, KKN06]. Embedded [FFY05, Fast-Start [Mar05]. FBI [Ano01v]. Leh00a, Leh00b, FBF+00, Haa97, LC99]. Feature [SCV01b]. Features embedding [LLC99]. emphasis [IEE03]. [Ano00b, Gwe99b, Kni99b, Qua00b]. empirically [SS03]. Employs February [IEE02]. Feedback [Ano00b, Ano00p]. Encryption [Smi00, IEE03]. Feedback-Directed [GC97, NIS00]. end [Ano01q]. Ende [Smi00, IEE03]. feiert [Ano01m]. Field 6

[SzUK+04]. Field-testing [SzUK+04]. File Generator [BCC+00]. Georgia [ACM99]. [FO02]. Filesystem [Joh06a]. FileZerver German [M¨ar03b, Ano00c, Ano00e, Ano00d, [Ano00m]. Finalists [WWCW00]. find Ano00g, Ano00i, Ano00j]. Get [Ano01v]. Finding [Mat04]. Finds [Hug00b, Ano98a]. Gets [Ano00f]. GHz [BBS+01]. Finnish [Ano00m]. Firms [SR03]. GNUPro [Ano00m]. good [GC97]. Firmware [Dor99, MSN+01]. First [Ano00d]. GPT [Chu06a]. Grace [GC97]. [Ano01g, BBS+01, Gep01, Haa97, Kre01b, Grid [BBS+01, Lee06, Hun06, Pin06, Tak06, Pin06, RS00, TRD+00, USE00, RT00, SR00]. Wol04]. Grids [Joh06b]. Growth [GC97]. Fisherman [IEE03]. FLAME [VBLvdG08]. Guest [Cra00]. GUI [Ano00m]. Guide Floating [CHN99, Int00k, TOML04, [Ano04, Eng00, Int99, Int00b, Int00h]. Ano02c, LMOT01, LMOT02]. Guidelines [DBWA00]. gute [Ano00d]. Floating-Point [CHN99, TOML04, Int00k, Ano02c, LMOT01, LMOT02]. Floorplan H-P [Haa97]. Hackers [GC97]. Hammer [MLH+00]. Flow [CWY+08]. Focuses [Ano01y, Ano01y]. Hand [BBS+01]. handle [Die99]. forces [Ano00c]. forciert [Ano00c]. [Ano01z]. Handling [Int00k, dD00b, dD00a]. forecast [Gep00, Gwe97, Gwe00a]. hangs [Ano00i]. hangt [Ano00i]. Hardware Forefront [Ano00b, Ano01h]. Formal [Ano01d, Ano01e, CWY+08, Int00d, MSP98, [Har00, Har03, VB01]. formats [AMR00]. SRM+00, SUK+01, USK+01, UMT+01, forthcoming [Ano00f]. Fortran Ano99b]. Hardware- [Ano01e]. [Hew01, Ano02d]. Forum [AMD99, Haa97]. Hardware-Software [MSP98]. harter four [Sco01]. fourth [Ano00g]. framework [Ano01x]. Haskell [LLC99]. HAVEGE [AMC+03, mWH98]. France [Ano03]. [SS03]. Heads [GC97]. Heat [GC97]. Francisco [IEE02, IEE03]. FreeBSD Height [SMJ99]. heisser [Ano01u]. helped [Ano00l]. Freemont [Ano00m]. Frequency [Ano01v]. Helper [RMC04]. Frontiers [ACM06]. fruhestens [WCW+04a, WCW+04b, WCW+04c]. [Ano00g]. Fullchip [MLH+00]. Fully Helping [BBS+01]. herald [FO02]. Fully-Bypassed [FO02]. function [Ano01a, Ano01b]. Herausforderer [Mar03a]. Functions [Ano01i]. here [Kro00a]. heuristic [SS03]. [AAC+04, BM05, HKST99, HKN+00, Mar00, Hewlett [Ano00c, Ano01t]. hierarchies ST99, Tho03, dDDL04]. fundamental [YAK00]. Hierarchy [MSP98]. High [Anoxx]. Fused [BM05, Kre01a]. [ACM01, ACM04a, Ano01q, Gig06, Int00i, Fused-mac [BM05]. Fuss Qua00a, Qua00b, RG02, SRM+00, TBB01, [Ano01q, BBS+01]. Future ZRMH00c, ZRMH00d, CBF01, SCV01b]. [Ano02a, Cam03, MC07, Roe98, SK01, High-Availability [Qua00a]. Mat04, Ano01a, Ano01b, Tho98]. High-end-Server-Arena [Ano01q]. High-Performance Gang [Ano01h]. Garbage [HMSW01]. [Gig06, CBF01, SCV01b]. Highend Gateway [Ano00m]. gating [BM00]. GCC [Ano01e]. Higher [AH00, RMC04]. Highly [Ave06, Liu06]. Gcom [Ano00m]. Gears [AAC+04, HKN+00, SR00]. highly-parallel [Nan98]. Gelato [Ano06, Gea06]. GEM [SR00]. History [RF92, Bre02]. Hitched [BCD+92]. General [USE02]. generating [Hug00b]. Horizontal [Fis79]. Horribly [SS03]. Generation [AWB02, Anw06, [Lew99]. Host [Hun06, Lee06]. Hot BMS02, HN01, IEE03, NH02, SR03, [IEE97, IEE99, IEE00]. Hotel [IEE02]. HP TRD+00, WAB02, Dor99, RT00]. [Ano00c, Ano01q, Ano98a, Ano00c, Cla06, 7

GC97, Hew01, Kul06, LMOT01, LMOT02, UFG+99, WWCW00, WfL00, ZRMH00a, POY+01, Pon05, She06, Tho03, TOML04]. ZRMh00b, ZRMH00c, ZRMH00d, ZT00]. HP-UX [Kul06, LMOT01, LMOT02, IA-64-Architektur [Ano01m]. POY+01, Tho03, TOML04]. HP/OSLO IA-64-Cluster [Ano99b, Ano00e]. IA64 [She06]. HPC [Hun06]. Hyper [KFL99, dD00b, EM00]. IBM [McN06b, Sib98a, Sib98b]. hyper-ring [Ano01q, Ano98b, Ano01j, Die99, GEAS00]. [Sib98a, Sib98b]. Hyper-Threading ICE [Ano06]. IEEE [ACM04a, IEE05, [McN06b]. hyperblocks [EMM00]. CHN99, IEE02, Int03b, KK99]. hyperthreading [Pop02]. IEEE/ACM [ACM04a]. If [War97]. IHPC [Hun06]. ILP IA [Ano99b, Ano99e, Ano00i, Ano00m, [KW01, LC99, ZRMH00c, ZRMH00d]. AAC+04, Ano97, Ano98a, Ano98b, Ano99c, ILP-based [KW01]. im [Ano00g]. Image Ano00b, Ano00e, Ano00d, Ano00i, Ano00j, [Ano01d, BC04]. IMPACT Ano00n, Ano00p, Ano01m, Ano04, BDE+04, [ACM+98, ACM+04b, mWH98, SzUK+04]. BCC+00, CFLZ99, Chr96, CHN99, De 06, Implementation DBWA00, Die99, Don06, Dos99, Dov99, [ACM99, MSP98, NH02, ME02]. Dul98, DKK+99, Fan99, FCLZ99, Gig06, Implementations [WWCW00, YP98]. Gru00, Gwe97, Gwe99b, Gwe99a, Gwe00a, Important [Die99]. Improve [Joh06a]. Hew00a, Hew00b, Haa97, Hal98, HKST99, Improved [ST99]. Improving Har00, HKN+00, HP03b, HP06, HMR+00, [Ave06, HSS99, BM00]. Including [AMD99]. HMSW01, IBM00, IKN03, Int99, Int00a, Index [CMM01]. India [BBS+01]. indirect Int00b, Int00e, Int00f, Int00g, Int00h, Int00c, [DH98]. Industrial [USE00]. Industry Int00d, Jar99, Jar01, KW01, Kni99a, Kni99b, [Lau06, Ano01k]. Information Kre01b, KKL+00, Mar00, ME02, RT00, [AMD01, CWY+08, Int00a]. Infrastructure RS00, SCV01a, SCV01b, SSN+01, SR00, [BBS+01, MHTH07]. Inlining [Tho03]. Son98, ST99, TBGOD99, TRD+00, Tho98, Innovative [Gwe99c, SCV01b]. ins UFG+99, WWCW00, WfL00, ZRMH00a, [Ano01e]. Insertion [MLH+00]. ZRMh00b, ZRMH00c, ZRMH00d, ZT00]. Instruction IA-32 [Ano04, BDE+04]. IA-64 [Ano01e, CS00, Fis83, Int00g, KW01, RF92, [Ano99e, Ano00i, Ano00m, AAC+04, Ano97, RF93, SR98, SRM+00, SC00, AMC+03, Ano98a, Ano98b, Ano99c, Ano00b, Ano00e, AMR00, Fis98, Gwe99a, mWH98, VDBN98]. Ano00d, Ano00i, Ano00j, Ano00n, Ano00p, Instruction-Level BCC+00, CFLZ99, Chr96, CHN99, De 06, [RF92, SR98, SRM+00, RF93]. instructions DBWA00, Die99, Don06, Dos99, Dov99, [SJS00]. Integer [FO02]. Integrated Dul98, DKK+99, Fan99, FCLZ99, Gig06, [ACM+98, ACM+04b, IKN03, Moo65, Gru00, Gwe97, Gwe99b, Gwe99a, Gwe00a, EMM00]. Integrity [Pon05]. Intel Hew00a, Hew00b, Haa97, Hal98, HKST99, [Ano00j, Ano01c, Ano01e, Ano01m, Ano01q, Har00, HKN+00, HP03b, HP06, HMR+00, TBB01, Wal02, Ano99d, Ano99e, Anoxx, HMSW01, IBM00, IKN03, Int99, Int00a, Ano00a, Ano00c, Ano00e, Ano00f, Ano00d, Int00b, Int00e, Int00f, Int00g, Int00h, Int00c, Ano00g, Ano00h, Ano00j, Ano00k, Ano01a, Int00d, Jar99, Jar01, KW01, Kni99a, Kni99b, Ano01d, Ano01k, Ano01l, Ano01r, Ano01s, Kre01b, KKL+00, Mar00, ME02, RT00, Ano01v, Ano01y, Ano01b, Ano01z, Ano02a, RS00, SCV01a, SCV01b, SSN+01, SR00, Ano02b, Ano02d, Ano04, BBC+02, BCC+00, Son98, ST99, TBGOD99, TRD+00, Tho98, Boh02, BH04, CL03, Col05, CHI+03, Don06, 8

Dor99, DKK+99, Eng00, GC97, Gru00, Li01, LMOT01, LMOT02, Liu06, Mar03a, Gwe97, Gwe99b, Gwe00a, Gwe00b, Haa97, MLH+00, MS03, MB05, McN06a, MSN+01, HP03b, HP06, Hua06, Kre01b, McN06a, Moo06, NTN+01, POY+01, Pau01, Pon05, McN06b, Moo06, Pau01, Pop02, SCHL03, Pop02, Qua00a, Qua00b, RG02, Roo06, SLHC04, Sha99, Sha00a, Sve02, Tho98]. RMC04, Sam00, SCV01a, SCV01b, Sco01, Intel-Plattform [Ano01c]. Intel-Server SYA+01, SCHL03, SLHC04, Sha03, Sha99, [Ano00j]. Intel/H [Haa97]. Intel/H-P Sha00a, Sha00b, SA00, SUK+01, SzUK+04, [Haa97]. Intel(R) [DSR01, SDC01]. Intels SDA05, SR03, Sve02, Tho03, TOML04, [Ano99b, Ano00c, Ano00e, Ano00d, Ano00g]. Tri00, TBB01, Tsu01, USK+01, UMT+01, Interactive [FURM00a, FURM00b]. WCW+04a, WCW+04b, WCW+04c, interest [Ano00k, Ano01k, Ano01r]. WWC02, WAB02]. Itanium-2 [LMOT02, Interface [Era06, Int00b, Dor99]. WCW+04a, WCW+04b, WCW+04c]. International [ACM00, AH00, CF00, Itanium-based DeG98, IEE02, IEE03, IEE04]. Internet [Ano06, Int00j, TOML04, BDE+04, CHT02, [GC97, TH99]. Interoperability JM02, Kob01, Pon05, TBB01]. [DBWA00]. Interval [KvG01]. introduced Itanium-Chips [Ano99b, Ano00e]. [Ano99a]. Introduces [Ano01d]. Itanium-Entwicklung [Ano01o]. Introducing [Cra00, HMR+00]. Itanium(R) [GHH+02, HDL+07]. Introduction [Cra00, Kni99a, M¨ar03b]. ItaniumTM Inverse [Mar05]. Investigations [She06]. [AWB02, GHH+01, HN01, NH02, SDC01]. Ion [BBS+01]. ISA [Die99]. Ischia iWarp [GO98]. IX [IEE97]. [ACM06]. ISP [Ave06]. ISPD [ACM00]. ISPD-00 [ACM00]. ISSCC [IEE02]. Issue J2SE [Ano00m]. Jahren [Ano01m]. [FO02, Kob01, Ano99e, mWH98, RF93]. January [Hug00a]. Java [AGMM00, CLS00, issues [GEAS00]. Italy [ACM06]. Itanium GC97, IKN03, KKN06, MP01, Tho98]. Job [Ano00b, Ano00c, Ano00p, Ano01c, Ano01f, [CMM01]. Jolla [CF00]. Journal [RF93]. Ano01e, Ano01i, Ano01q, Ano01u, Ano01x, Judge [GC97]. JUDO [CLS00]. July Ano02b, Ano06, BH04, CL03, McN06b, [DeG98]. June [DeG98, IEE05, USE02]. Wal02, Ano99a, Ano99b, Ano99d, Anoxx, Juni [Ano01m]. Just [IKN03]. Ano00a, Ano00c, Ano00e, Ano00f, Ano00g, Just-In-Time [IKN03]. Ano00h, Ano00k, Ano00n, Ano00o, Ano01a, Ano01d, Ano01g, Ano01h, Ano01n, Ano01k, Kaspersky [Ano00l]. katapultieren Ano01m, Ano01o, Ano01j, Ano01l, Ano01p, [Ano01e]. Keeps [BBS+01]. Kernel Ano01r, Ano01t, Ano01s, Ano01w, Ano01y, [CMM01, EM00, Hua06, Int00i, Pra98, Ano01b, Ano01z, Ano02a, Ano02c, Ano04, ME02]. Kernels [CFLZ99, FCLZ99]. AK00, Ave06, BDE+04, BBC+02, BBS+01, Keynote [Gea06]. Killer [Ano00d]. Kit BMS02, Cam03, CH03, Cha06, Cla06, [Int00j, MHTH07]. kommen [Ano01n]. CHT02, CHI+03, Cra00, DTZR00, DBC+05, kommt [Ano00g]. Konkurrenten [Ano01q]. Int00n, DSR01, Eng00, ET03, FO02, Geo06, Korner [Pra98]. Kylix [CMM01]. Gep01, Gwe00a, Gwe00b, Hew01, HP03b, HP06, HKS+04, Int00j, Int00h, Int00i, Int00k, L3 [RMC04]. Lab [Ano00l]. Landmark Int00l, Int00m, Int03a, Int03b, JM02, Joh06b, [Col05]. Lands [BBS+01, Gep01]. Jur06, KKH+01, KNH+01, Kob01, KI01]. Language Itanium [Kre01a, Kre01b, Kul06, Lau06, [ACM99, TBGOD99, Bre02, LLC99]. 9

Languages [CF00]. Large [Dov99]. Larger Manual [Int00e, Int00f, Int00g, Int00h]. [RMC04]. last [Ano01a, Ano01b]. late MAQAO [DBC+05]. March [Ano00g]. Launch [Gwe00b]. Launches [IEE03, CMM01]. Market [Ano01l]. launching [Ano01z]. law [Ano00i, Ano01a, Ano01b, Gwe97, Gwe00a]. [CH03, Boh02, Tuo02]. Layer Marketplace [GC97]. Markets [CMM01]. [Ano04, BDE+04, Int00c]. Layout Markt [Ano00i, Ano01n]. Marriott [Joh06a, MLH+00]. LCPC’99 [CF00]. [IEE02]. mass [Ano01a, Ano01b]. learned [Kar07]. leise [Ano01m]. mass-market [Ano01a, Ano01b]. Leistungssteigerungen [Ano01x]. less Massachusetts [IEE05]. Mathematical [Ano01y]. lessons [Kar07]. Level [AAC+04, HKN+00, Tho03]. Maxspeed [Chu06b, FURM00a, FURM00b, RF92, [Ano00m]. May [ACM99, ACM06]. MCITP RG02, SR98, SRM+00, WWC02, CDK00, [MHTH07]. McKinley RF93, SS03, YP98, YAK00]. Levels [Ano01v, JPG02, JPGM02a, JPGM02b]. [SRM+00]. Liberty [VVP+04]. Libm Measurement [BH04]. Medizinische [TOML04, LMOT01, LMOT02]. Library [Wal02]. Memory [Die99, GDN00, MSP98, [TOML04, LMOT01, LMOT02, Mar03a]. BC04, CDK00, YAK00]. Mentioned Lightning [AMD99]. likely [Ano01y]. [Ano01p]. Merced limits [Boh98]. Lin [CMM01]. Line [Ano98a, Ano98c, Chr96, GC97, Gwe97, [BBS+01]. Lines [Kul06]. Link [Ano00l]. Gwe99c, Kra98, Nan98, Tho98, War97]. LinkScan [Ano00l]. Linley [Gwe00b]. Method [Mar05]. Methodology [JPG02, Linux JPGM02a, JPGM02b, MLH+00, SDC01]. [Ano99b, Ano00c, Ano00e, Ano00l, Ano00m, Methods [KvG01]. Metro [Ano00l]. Ano01f, Ano06, Ano00c, Ano00e, Ano00f, Metro-X [Ano00l]. MICRO Ano00h, Ano00i, Ano01p, Ano02d, CMM01, [IEE04, Ano98c, Ano99d, Eng00]. Cha06, EM00, Gig06, Gwe00b, HKS+04, MICRO-37 [IEE04]. microarchitectural Hua06, Hug00b, Int00j, JR98, Kro99, ME02, [LLC99]. Microarchitecture Neu06, Pon05, Pra98, Roe98, She06, SSN+01]. [IEE04, Int00l, Int00m, MS03, Sha99, SA00]. Linux-Basis [Ano01f]. Linux/FreeBSD Microcode [Fis79]. Microprocessor [Ano00l]. Linux/ia64 [EM00]. Liquid [AWB02, BMS02, FO02, MLH+00, NH02, [BBS+01]. Lives [Tuo02]. LJ [CMM01]. RG02, RS00, SR03, TRD+00, WWC02, Load [LCHY03, WfL00]. Localization CBF01, RT00, SR00, AMD99, Haa97]. [KA06]. Logic [Ser02]. Logics [AH00]. microprocessors [Boh98]. MicroSIMD Long [Fis83, Ano01a, Ano01b, Fis98]. Look [SJS00]. Microsoft [Ano01z, MHTH07]. [Neu06]. Looks [Ano01g, Pop02]. loop Microsystems [Ano00m]. Microtest [AGMM00]. Loops [Ano00m]. Middle [KNH+01]. Migrating [TLS90, RDG08, WYX+08, YAK00]. LSB [IBM00]. Migration [Cha06]. Million [Wic06]. Ltd [Ano00l]. Ltd. [Ano00m]. LU [Kul06]. minimization [AMR00]. model [QOV09]. Lx [FBF+00]. Lyon [Ano03]. [VBLvdG08]. modeling [AMC+03, SCL06]. models [VDBN98]. Modular [DBC+05]. mac [BM05]. Machines [Pau01, Mat04]. Modulo [Roo06]. MoJo [Ano00m]. Mai [Ano01n]. Making [DSR01]. Molecules [KA06]. Monitoring Malicious [Ano01s]. Management [Geo06, Tak06]. Monitors [Jur06]. Monte [Ano02a, Gok96, MLH+00, SLHC04, BC04]. [SCL06]. Montecito [MB05]. Monterey Manager [Ano00l]. Managers [Int00a]. [USE02]. Month [Ano01d]. Moore 10

[Boh02, CH03, Tuo02]. Mother [Ano00m]. [Ano00h, Ano00c]. Open-Source-Systems move [Ano00a]. multi [VDBN98, YAK00]. [Ano00c]. Opening [CMM01]. OpenVMS multi-level [YAK00]. multi-threading [Ano02a, Ano02c, BBC+02]. Operating [VDBN98]. multicomputer [Sib98b]. [Ano00n, CFLZ99, FCLZ99, Ano98b]. multicomputers [Sib98a]. Operation [Kre01a, NTN+01, BM00]. multidimensional [RDG08]. multimedia Operations [CHN99]. opponent [Ano00d]. [SJS00]. multiple [mWH98]. optical [Ano01v]. Optimization multiple-instruction [mWH98]. Multiply [Chu06c, Fis79, IEE03, Int00l, Int00m, [Kre01a, Rob05]. Multiply-Add Kni99b, SMJ99, SCHL03, Smi00, AMC+03, [Kre01a, Rob05]. multiprocessing ZWG+97, IEE03]. Optimizations [BGM+00, SCV01b]. multithreaded [CL03, Gru00, HKS+04, Joh06a, CLS00]. [MP01]. multithreading Optimized [AAC+04, HKN+00]. [WCW+04a, WCW+04b, WCW+04c]. Optimizer [KKL+00, DBC+05]. mussen [Ano01i, Ano01x]. Optimizing [Ano97, Ano02d, BCD+92, DKM01, Jar01, Nach [Ano01m, Ano01q]. Nanolasers JM02, Moo06, WYX+08, BC04]. Option [BBS+01]. nanometer [SK01]. National [Gok96]. Options [QD98]. Oracle7 [Gok96]. [Lee06]. Nationwide [KBC+97]. Near Order [AH00]. Oregon [AH00, IEE04]. [Wol04]. NEC [Ano00n, Ano01t]. NetNews OSLO [She06]. Osprey [Liu06]. Other [Fow99]. NetServer [Ano98a]. Netwinder [CMM01]. Out-Cheney [BBS+01]. Outline [Kro00b]. network [Sib98a]. Networking [Tsu01]. Overcoming [Smi00]. Overview [ACM01, ACM04a, Ano01v]. neue [AMD01, DKK+99, Hew00b, HN01, KI01, [Ano01c, Ano00j]. neuen [Ano01f]. RF92, Sha99]. NewMedia [Ano00m]. News [Ano98c, Ano99a, Ano99d, Ano00n, Ano01d, P [Ano00l, Haa97]. P-STAT [Ano00l]. PA Ano01h, Ano01t, BBS+01, Eng00, GC97, [ACM04a, Ano00c, WWCW00, ZT00]. Leh00a, Leh00b]. Next PA-RISC [Ano00c, WWCW00, ZT00]. [AWB02, Anoxx, Anw06, BMS02, HN01, PA-Risc-CPUs [Ano00c]. paced NH02, Pop02, WAB02]. Next-Generation [MHTH07]. packaging [SCV01b]. Packard [Anw06, WAB02]. nicht [Ano01i]. nm [Ano00c, Ano00c, Ano01t]. packing [BM00]. [Boh02]. No [ZT00]. Non [Int03b]. Pad [Gwe00b]. Panel [War97]. Paper Non-IEEE [Int03b]. Note [Hew01]. [AMD00, Ano99a, BBS+01]. Paradise Notizen [Ano01u]. November [USE00]. Parallel [Ano00m, Ano01e, [ACM01, ACM04a]. Numbers EFKR01, Joh06a, KBC+97, RF92, SR98, [Ano03, SS03]. Numerics [KvG01]. nun SC00, CF00, GO98, Gwe99a, Haa97, SR00]. [Ano01m]. NY [NIS00]. Parallelism [FURM00a, FURM00b, SRM+00, Mat04, RF93, VDBN98]. October [Ano06, USE00]. ODBC [Ano00l]. Parallelization ODBC-ODBC [Ano00l]. OEM [Ano01t]. [TLS90, AGMM00, VBLvdG08]. Particle Offer [Ano01d, Ano01y]. Offers [KA06]. Passion [Col05]. path [Ano98a, GC97]. Office [Kro00b, Lee06]. [BMM99, CS00]. pay [Ano01v]. PC [GC97]. Offs [MSP98]. On-chip [WWC02]. One Peek [Haa97, Tho98]. PegaSoft [Ano00l]. [Ano00m, Ser02]. onto [Moo65]. Open Pen [BBS+01]. penalties [CL03]. Pentium [Ano00c, Ano00h, Wic06]. Open-source [Col05]. People [Col05]. Perfmon2 [Era06]. 11

Perform [Ano01h]. Performance Process [Ser02]. Processing [ACM01, ACM04a, Cam03, De 06, [HKS+04, RF92, BC04, FBF+00, SJS00]. FURM00a, FURM00b, Geo06, Gig06, Int00i, Processor Jar01, Joh06a, Jur06, Kar07, Sib98b, SCL06, [Ano99d, Ano00b, Ano00f, Ano00n, Ano00l, Sve02, Tan06, TBB01, WWCW00, BM00, Ano00p, Ano02b, Ano04, BH04, CL03, CBF01, SCV01b, SK01, Tho98]. DTZR00, Int00n, DSR01, Fis79, GHH+01, permutation [SJS00]. Perspective [RF92]. Hew01, HN01, HP03b, HP06, Int00h, Int00i, PGI [Ano00l]. phase [BDE+04]. Physical Int00k, Int00l, Int00m, JPG02, JPGM02a, [ACM00]. Pipeline [Ano01v]. Pipelined JPGM02b, Kre01b, MS03, MB05, POY+01, [TLS90, RDG08]. Piranha [BGM+00]. Qua00a, Qua00b, RMC04, Sam00, SCV01a, Pittsburgh [ACM04a]. Pivoting [QOV09]. SCV01b, Sha99, Sha00a, Sha00b, SA00, Platform [Anw06, BBS+01, Gep01, Ano00k, SDC01, WAB02, Anoxx, Ano00g, Ano00k, Ano01r, FBF+00, WCW+04a, WCW+04b, Ano01a, Ano01r, Ano01y, Ano01b, BM00, WCW+04c]. Platforms [Ano06, Dor99]. CDK00, EFKR01, GHH+02, Haa97, Kar07, Plattform [Ano01c]. Play [Ano01d]. PLDI Pop02, Sco01, WCW+04a, WCW+04b, [ACM99]. plus [Haa97]. PMU [Geo06]. WCW+04c, WSO+06]. Processor-Based Point [CHN99, TOML04, USE00, Ano02c, [Ano00n, WCW+04a, WCW+04b, Int00k, LMOT01, LMOT02]. Politics WCW+04c]. Processors [Ano01h, Ano01s, [Col05]. Port [Ano98b]. Portable [Sto02]. Cra00, McN06b, Neu06, Ram93, SR98, portas [Ano01n]. Porting Ano00h, ET03, Haa97, HKLS00, LC99, [BBC+02, CFLZ99, FCLZ99, Kul06, Ano00c]. WYX+08, ZRMH00c, ZRMH00d]. Product Portland [AH00, IEE04]. Portterung [Ano00b, Ser02]. Products [Ano00c]. Positions [Pau01]. potential [Ano00l, Ano00m, Ano01t, Ano01s, Kob01]. [WSO+06]. Power [BBS+01, BM00, CH03]. Professional [Ano00l]. profiling Power4 [Die99]. PowerEdge [Ano01s]. [ZWG+97]. profit [Ano00j]. profitieren PowerRAC [Ano00l]. Practical [Ano00j]. Program [Int00n, Luc00]. [CWY+08, Jur06]. Practicing [CLS00]. Pre Programmatic [Dov99]. Programmer [CFLZ99, FCLZ99, UFG+99]. Pre-silicon [Int00h]. Programmers [AMD01, ET03]. [CFLZ99, FCLZ99, UFG+99]. Precision Programming [Mar00, Mar03a, dDDL04]. predicate [ACM99, TBGOD99, TBB01, Bre02]. [EMM00, SmWHA00]. Predicated Progress [Ano00m]. Project [ACM+04b, ACM+98, WWK+01]. [EM00, Liu06]. Projects [Lau06]. prediction [DH98, YP98]. predictors promotion [LCHY03]. Properties [HSS99]. prefetch [AMC+03]. prefetches [SDC01]. Prospects [Cam03]. Protocol [DKM01]. Prefetching [VL97]. [SDC01]. Prototype [Ano00n]. Provided Preliminary [AMD01]. Preparations [Ano01t]. Proving [AH00]. Prozessor [Pin06]. Prepares [Ano00b, Ano00p]. [Ano01m]. Prozessor-Debut [Ano01m]. prepass [IKN03]. prescient [AMC+03]. Prozessoren [Ano01f, Wal02]. Publisher Presentation [Hun06, Lee06]. Presses [Hug00a, Hug00b]. Publishing [CMM01]. prevent [CL03]. principles [Ano00l, Ano00m]. punkten [Ano01e]. [ET03]. Prize [GC97]. procedures [VB01]. Purposes [CFLZ99, FCLZ99]. Puts Proceedings [ACM99, ACM00, ACM04a, [BBS+01]. Putting [HP03b]. AH00, USE00, USE02, CF00, KK99, ACM06, Ano06, DeG98, IEE03, IEE04, IEE05]. quad [Mar03a]. quality [DBC+05]. 12

Quantitative [HP03a, HPAD+06]. Quartal [AEJ+02]. Roadmaps [Cam03]. Rogue [Ano00g]. quarter [Ano00g]. Quick [Ano00l]. Root [Ano00l]. quietly [Ano01z]. [CHI+03, Int03a, Int03b, Har03]. rotating [DKM01]. rounding [dDDL04]. RSA R&D [BBS+01, Hun06, Lau06]. [Int00i]. RTL [MLH+00]. Ruckzug RackMount [Ano00m]. [Ano01q]. Running [Ano00n]. runtime RackMount-1UAXe [Ano00m]. Raise [IEE03]. [BBS+01]. Raises [Kre01b]. Rambus [MSP98]. RAMpage [MSP98]. random S7 [Kul06]. Sackgasse [Ano01x]. [SS03]. Rapid [CMM01]. RAS SafeWrite [Ano00m]. SAL [Int00c]. San [Ave06, MSN+01]. Rave [Ano00m]. Read [ACM00, IEE02, IEE03, USE00]. [BMS02]. Reader [Kro00a]. ready satisfiability [VB01]. Says [Die99, Ano98b]. [Ano98b, Ano00h]. Real [Ano03]. reality SC2001 [ACM01]. Scalability [She06]. [Ano99c]. Rechner [Ano00g]. Scalable [VBLvdG08, BGM+00, Sib98a]. Rechnerarchitektur [M¨ar03b]. Scaling [Neu06]. Scheduled [Roo06]. Reciprocal [Int03b]. Recompilation Scheduling [Chu06c, Fis79, KW01, Ram93, [ZT00]. recursion [YAK00]. Recycle BMM99, EFKR01, IKN03, WWK+01]. [HMSW01]. Red [Ano00m]. Reduced schemes [LC99]. Scientific [SRM+00]. Reduction [SMJ99]. [CHT02, GHH+01, GHH+02, KvG01, Tan06, Redundant [WfL00]. Reference WYX+08, WSO+06]. SCO [Nan98]. [Ano04, Int00g, Int00l, Int00m]. Refuses Scriptics [Ano00l]. Sea [GC97, Ano01v]. [Ano00o, Ano01w]. Register second [CH03]. Security [FO02, RDG08, SCHL03, SLHC04, [CWY+08, De 06, Int00i, Tak06, Kar07]. WWK+01, LCHY03]. registers [DKM01]. sein [Ano01i]. seiner [Ano01m]. self reicht [Ano01i]. Rejects [GC97]. [MHTH07]. self-paced [MHTH07]. Relational [Gok96]. Release [Hew01]. semantics [MP01]. Semiconductors Released [Kre01b]. Releases [Eng00]. [AEJ+02, Gep01]. Senate [BBS+01]. Reliability [Qua00a, Qua00b]. Remainder September [Ano03]. Series [SSN+01]. [CHI+03, Int03a]. Remarks [Kob01]. Server [Ano99b, Ano00b, Ano00e, Ano00i, renaming [WWK+01]. Repeater Ano00j, Ano00k, Ano00n, Ano00l, Ano00o, [MLH+00]. Report [EM00]. Ano00p, Ano01q, Ano01u, Ano01r, Ano01t, representation [BMM99]. Research Ano01w, AK00, DGMM00, Int00a, Kob01, [Ano00m, SzUK+04]. Resort [USE00]. KI01, Kro00b, MSN+01, NTN+01, SYA+01, Resources [Fis79]. Restore [Ano00l]. SUK+01, Tsu01, USK+01, UMT+01, Restrictions [GC97]. results MHTH07]. Server-Markt [Ano00i]. [Kro00a, SzUK+04]. retargetable [AMR00]. Server-Verbund [Ano99b, Ano00e]. Retrospective [mWH98, YP98]. revealed Server/Workstation [DGMM00]. Servers [Haa97]. reverse [SDA05]. ring [Int00b, Ano98a, Ano00a, Pon05]. Services [Sib98a, Sib98b]. RISC [Ano00m]. Session [War97]. Set [Ano00d, Ano00c, Ano01c, Ano01x, Ano00c, [DGMM00, Int00g, Gwe99a]. sets [Ano00c]. Ano00d, WWCW00, ZT00]. Risc-Anbieter setzt [Ano00c, Ano01c]. SGI [Ano01x]. RISC-Killer [Ano00d]. [Ano00e, Ano99b, Ano00e]. Shake Risc-Systemen [Ano01c]. rising [CH03]. [BBS+01]. Share [BBS+01]. ships [Ano98b]. Rival [Pau01]. RNC5 [Ano03]. Roadmap Shoah [Ano00m]. Show [Ano01d]. Shows 13

[Gwe99c, Ano01v]. sich [Ano00g, Ano01x]. [Ano00a]. strategies [BM00]. stream sieben [Ano01m]. SIGGRAPH [Ano01d]. [Luc00, WYX+08]. Streaming [TH99]. sign [KKN06]. SIGPLAN [ACM99]. strong [SS03]. structure [Anoxx]. Silicon [Boh98, CFLZ99, FCLZ99, UFG+99]. Stuckzahlen [Ano01n]. Study [Kul06]. SIMD [TH99]. Simulation Stuff [Ano01d]. Subarray [WWC02]. [KA06, VVP+04, SCL06]. Singapore Subcellular [KA06]. subgraphs [BMM99]. [Ano06, Lee06]. Single [BMS02, BGM+00]. Subscribers [GC97]. Subword [SJS00]. single-chip [BGM+00]. Single-Cycle Success [Ano00i]. successors [Ano00a]. [BMS02]. Sixty [Sco01]. Sixty-four [Sco01]. Sun [Ano00m, Ano01q]. Supercomputer size [AMR00]. skip [Ano00a]. SM&A [Ano01f]. Supercomputing [Ano00m]. SNA [Ano00m]. SoftSDV [ACM04a, Ano01z, RF93]. Superpages [UFG+99]. Software [Ano00l, Ano00m, [Chu06a]. superscalar [HKLS00, VB01]. Int00a, Int00e, Int00f, Int00g, Int00h, Int00k, Support [Ano00m, ZRMH00c, ZRMH00d, Int00l, Int00m, KNH+01, MSP98, Moo06, BDE+04, ZWG+97]. Swedish [BBS+01]. SSN+01, USE00, UFG+99, Wir99, Ano00f, Symposium [ACM00, DeG98, IEE03, Ano01k, DKM01, RDG08, SS03, Tri00]. IEE04, IEE05, KK99]. SynaBASE [Anw06]. Softwareherstellern [Ano01e]. Solid Synergy [Gwe99c]. System [IEE02]. Solid-State [IEE02]. soll [AWB02, Ano00n, Ano00l, Ano00m, Ano02a, [Ano01c, Ano01e]. solution [SCV01b]. BCD+92, CFLZ99, FCLZ99, Gok96, Int00f, Solutions [Ano00l, Gig06]. solve [CDK00]. Int00c, Int00d, NTN+01, SYA+01, Tak06, Some [BM05]. SonicMQ [Ano00m]. SOT WAB02, ZWG+97, Ano98b, GO98, Pon05, [Ano00m]. Source [Ano00c, Ano00h]. SCV01b, GEAS00]. System/390 [GEAS00]. soweit [Ano01m]. Spain [DeG98]. Speaks Systemen [Ano01c]. Systems [CMM01]. SPEC [HDL+07]. Special [Ano00c, Ano00l, Ano00m, Ano02a, BBS+01, [Ano99e, Kob01, SCV01b, IEE03, RF93]. DBWA00, Dov99, Gep01, HKS+04, Leh00a, Specification [Int00c, SDC01]. Leh00b, TOML04, USE00, BDE+04, CHT02, Speculation [CWY+08]. Speculative Pon05, TBB01]. [ACM+04b, CWY+08, LCHY03, ACM+98]. Speed [Mar00]. speziell [Ano01i]. Spin T.Rex [Ano00m]. Table [LCHY03]. [BBS+01]. Split [Luc00]. Split-stream Tangent [Mar05]. TapeWare [Ano00l]. [Luc00]. Spotlighting [Ano06]. Spotlights Tech [Ano01y]. Technical [Ano01d]. SQL [MHTH07, Ano00n]. Square [Tan06, Tsu01, USE02]. Techniques [CHI+03, Int03a, Int03b, Har03]. Stack [Kni99b, Ram93, VL97]. Techniques/Using [SCHL03, SLHC04]. Standard [Kni99b]. Technologies [CHN99, NIS00]. Standards [Wic06]. [AMD99, Ano00l, Ano00m]. Technology Stanford [IEE97, IEE99, IEE00]. star [AMD00, AMD01, AEJ+02, Ano99e, Ano01a, [Pop02]. Start [BBS+01, Mar05]. Start-Up Ano01b, Boh02, Don06, Fan99, Gep00, [BBS+01]. STAT [Ano00l]. State [IEE02]. UMT+01, FBF+00, Gwe97, Gwe00a]. Static [Gwe99c]. Station [Ano00m]. Telecom [BBS+01]. Tender [Ano01d]. Statistical [Ano00l]. Status Teraflops [Ano01h]. terrorists [Ano01v]. [Ano00o, Ano01w, EM00]. Steckt [Ano01x]. Test [JPGM02a, JPGM02b]. testing Step [Anoxx, Ano01d]. stockt [Ano01o]. [SzUK+04]. teuer [Ano01x]. Theorem Stop [CMM01]. Storage [AH00]. Theoretical [Kre01a]. Thin [ACM04a, Gig06, Joh06a]. straight [CMM01]. Third [NIS00, SR03]. Thread 14

[FURM00a, FURM00b, MB05]. Threading [Chu06b, SS03]. User-Level [Chu06b, SS03]. [McN06b, VDBN98]. threads Using [CWY+08, Kni99b, LCHY03, [WCW+04a, WCW+04b, WCW+04c]. MHTH07, SCL06, dDDL04]. UV [BBS+01]. Threads.h [Ano00l]. Time [IKN03]. UX [Kul06, LMOT01, LMOT02, POY+01, Timing [MLH+00, GDN00]. Tip [Ano01u]. Tho03, TOML04]. Today [Tan06]. Together [HP03b]. Tomorrow [Tan06]. Toolkit [Ano00m]. v1.0 [Ano00l]. v2 [TOML04]. v2.5 [Hew01]. Tools VA [Kro99]. Validated [KvG01]. [Ano00m, Cha06, TBGOD99, Wol04, FFY05]. Validation [CFLZ99, FCLZ99]. Value Tools.h [Ano00l]. Top [BM00]. Value-based [BM00]. values [Anoxx, Ano00b, Ano00p]. topology [HSS99]. VArStation [Kro99]. Vendor [Sib98a]. TPHOLs [AH00]. Track [USE02]. [Ano98b]. Verbund [Ano99b, Ano00e]. Tracking [CWY+08, She06]. Trade Verification [Har00, Har03, VB01]. [MSP98]. Trade-Offs [MSP98]. training Verified [Gru00]. version [VVP+04]. [MHTH07, YP98]. Transaction [HKS+04]. verspatet [Ano00g]. Verspatung Transcendental [HKST99, ST99]. transfer [Ano01m]. Very [Fis83, Fis98]. Via [CDK00]. transformations [AGMM00]. [Rob05, VBLvdG08, WCW+04a, WCW+04b, Transforming [YAK00]. Transistor WCW+04c]. Videomodem [Ano00m]. [Ser02]. Transit [CMM01]. translation vierten [Ano00g]. virtual [GEAS00, QD98]. translator [BDE+04]. [WCW+04a, WCW+04b, WCW+04c]. Transparent [ZT00]. Transport [AMD99]. Virtualization [Chu06b, Don06]. Trends [CMM01, Boh98]. Tridia [Ano00l]. virtualizing [Kar07]. Trillian [Ano00h]. Triumphs [Li01]. Visualisierungsalgorithmen [Wal02]. TurboLinux [Ano00f]. TurnSafe [Ano00m]. VLIW Tutorial [Int00d, Jar99, KFL99]. two [AMR00, FBF+00, FFY05, Ram93, VB01]. [BDE+04, SJS00, YP98]. two-dimensional Volume [Int00e, Int00f, Int00g, Int00h]. [SJS00]. two-level [YP98]. two-phase voted [Kro00a]. [BDE+04]. Wars [GC97]. Wave [Ano00l]. Wavefront UltraSPARC [Cam03, Cam03]. Umstieg [BMM99]. Way [Ano01x]. Understanding [Dos99, ET03]. [Ano00b, Ano00p, Ano01t, AK00]. Web University [IEE97, IEE99, IEE00]. UNIX [BBS+01]. Web-Based [BBS+01]. [Ano00l, Ano00b, Ano00p, Ano98b, Ano00k, Weblogic [Ano01c]. Week [Anoxx]. Weg Ano01r, Nan98, Pau01]. Unixes [Kra98]. [Ano01e]. Welcome [BBS+01]. Welt UnixWare [Hug00b, Nan98]. [Ano01i]. Weltrekordrechner [Ano01f]. Unpredication [SDA05]. unscheduling werden [Ano01i]. Were [War97]. [SDA05]. Unsigned [Rob05]. Wettbewerb [Ano01x]. Wharf [IEE03]. unspeculation [SDA05]. Unveil [GC97]. White [AMD00]. wide [HKLS00]. Unveils [Ano99d]. Update wide-window [HKLS00]. Widersacher [Ano98c, Int00n, Era06, Liu06, Pin06, Wic06]. [Ano00d]. Wields [Ano01y]. WIESS Updated [TOML04]. Updating [QOV09]. [USE00]. Will upFRONT [CMM01]. USA [AH00, CF00, [Ano01h, BBS+01, GC97, Ano98b, Ano00a, IEE02, IEE05, NIS00, USE00, USE02]. Use Ano00h, Ano01e, Ano01q, Pop02]. Win [Ano01d, GC97, Ano00i, VB01]. User [CMM01]. window [HKLS00]. Windows REFERENCES 15

[Wal02, Ano00h, Ano00n, Ano01z, Ano02d, libm.pdf; http://www.intel. KKH+01]. wird [Ano01x]. within [LLC99]. com/cd/software/products/ Wolfram [Ano00m]. Wonderful [Pra98]. asmo-na/eng/219868.htm; Word [Fis83, Fis98]. Work http://www.intel.com/cd/software/ [Dul98, Gwe99c, Haa97]. work-a-day products/asmo-na/eng/219871. [Haa97]. worker [Ano01v]. Workloads htm?prn=y. [HKS+04]. workqueuing [VBLvdG08]. Workshop [CF00, USE00]. Workstation August:1998:IPS [Ano00l, DGMM00, Kob01, Kro99, Ano01j]. [ACM+98] David I. August, Daniel A. Con- Workstations [Pau01]. World nors, Scott A. Mahlke, John W. [Cam03, Pra98]. Sias, Kevin M. Crozier, Ben- Chung Cheng, Patrick R. Eaton, X [Ano00l]. x86 [AMD99, AMD00, AMD01]. Qudus B. Olaniran, and Wen x86-64TM [AMD00, AMD01]. Xen mei W. Hwu. Integrated predi- [De 06, Don06]. Xeon [Jur06, Pop02]. XMP cated and speculative execution [Kro99]. XMT [VDBN98]. XP [Wal02]. in the IMPACT EPIC architec- ture. In Proceedings of the 25th York [NIS00]. Yosemite [Ano00l]. annual international symposium on Computer architecture. IEEE zum [Ano01x]. zur [Ano01x]. zwei Computer Society Press, 1109 [Ano01m]. Spring Street, Suite 300, Silver Spring, MD 20910, USA, 1998. References ISSN 0163-5964 (print), 1943- 5851 (electronic). URL http:/ Akutin:2004:HOM /delivery.acm.org/10.1145/ 280000/279391/p227-august. [AAC+04] Yuri Akutin, Cristina Ander- pdf. son, Marius Cornea, Alexey Er- shov, Eugeny Gladkov, Evgeny ACM:1999:PASa Gvozdev, Bob Hanek, John Har- rison, Alexander Isaev, Andrey [ACM99] ACM, editor. Proceedings of Kolesov, Alexey Kovalev, Elena the ACM SIGPLAN ’99 Con- Luneva, Sergey Maidanov, An- ference on Programming Lan- drey Naraikin, Bob Norin, Pavel guage Design and Implementa- Shelepugin, Vladimir Sorokin, tion (PLDI ’99), Atlanta, Geor- Shane Story, and Ping Tak Peter gia, 2–4 May 1999, volume Tang. Highly optimized mathe- 34(5) of ACM SIGPLAN No- matical functions for the IA-64 tices. ACM Press, New York, architecture. Application note NY, USA, 1999. ISBN 1-58113- 245410-011, Intel Corporation, 094-5. LCCN ???? Santa Clara, CA, USA, Decem- ACM:2000:PIS ber 16, 2004. 14 pp. URL ftp://download.intel.com/ [ACM00] ACM, editor. Proceedings of software/opensource/numerics/ the International Symposium on REFERENCES 16

Physical Design (ISPD-00), San (print), 1943-5851 (electronic). Diego, CA, April 9–12, 2000. LCCN ???? URL http:/ ACM Press, New York, NY, /rogue.colorado.edu/draco/ USA, 2000. abstract.php?pub=impact.pub& paper_dir=papers; http:// ACM:2001:SHP rogue.colorado.edu/draco/ [ACM01] ACM, editor. SC2001: High papers/isca-98-epic.pdf; Performance Networking and http://rogue.colorado.edu/ Computing. Denver, CO, Novem- draco/papers/isca-98-epic. ber 10–16, 2001. ACM Press and ps. IEEE Computer Society Press, ACM:2006:PCC New York, NY, USA and 1109 Spring Street, Suite 300, Silver [ACM06] ACM, editor. Proceedings of Spring, MD 20910, USA, 2001. the 3rd conference on Comput- ISBN 1-58113-293-X. LCCN ing Frontiers, May 3–5, 2006, ???? Ischia, Italy. ACM Press, New ACM:2004:SHP York, NY, USA, 2006. ISBN 1- 59593-302-6. LCCN ???? ACM [ACM04a] ACM, editor. SC 2004: High order number 104060. Performance Computing, Net- Allan:2002:TRS working and Storage: Bridg- ing communities: Proceedings [AEJ+02] Alan Allan, Don Edenfeld, of the IEEE/ACM Supercom- William H. Joyner, Jr., An- puting 2004 Conference, Pitts- drew B. Kahng, Mike Rodgers, burgh, PA, November 6–12, and Yervant Zorian. 2001 tech- 2004. ACM Press and IEEE nology roadmap for semiconduc- Computer Society Press, New tors. Computer, 35(1):42–53, York, NY, USA and 1109 Spring January 2002. CODEN CP- Street, Suite 300, Silver Spring, TRB4. ISSN 0018-9162 (print), MD 20910, USA, 2004. ISBN 1558-0814 (electronic). URL 0-7695-2153-3. LCCN ???? http://dlib.computer.org/ August:2004:IPS co/books/co2002/pdf/r1042. pdf; http://www.computer. [ACM+04b] David I. August, Daniel A. org/computer/co2002/r1042abs. Connors, Scott A. Mahlke, htm; http://www.intel.com/ John W. Sias, Kevin M. Crozier, technology/silicon/alanallanieeecomputer0102. Ben-Chung Cheng, Patrick R. htm. Eaton, Qudus B. Olaniran, Artigas:2000:ALT and Wen mei W. Hwu. Inte- grated predicated and specula- [AGMM00] Pedro V. Artigas, Manish tive execution in the IMPACT Gupta, Samuel P. Midkiff, and EPIC architecture. In DeGroot Jos´e E. Moreira. Automatic loop [DeG98], pages 227–237. ISBN transformations and paralleliza- 0-8186-8491-7. ISSN 0163-5964 tion for Java. In ACM, editor, REFERENCES 17

Conference proceedings of the Hong Wang, and John P. Shen. 2000 International Conference A framework for modeling and on Supercomputing: Santa Fe, optimization of prescient in- New Mexico, May 8–11, 2000, struction prefetch. ACM SIG- pages 1–10. ACM Press, New METRICS Performance Evalu- York, NY, USA, 2000. ISBN ation Review, 31(1):13–24, June 1-58113-270-0. LCCN ???? 2003. CODEN ???? ISSN 0163- URL http://delivery.acm. 5999 (print), 1557-9484 (elec- org/10.1145/340000/335232/ tronic). p1-artigas.pdf. AMD:1999:ADN Aagaard:2000:TPH [AMD99] AMD Corporation. AMD dis- [AH00] Mark Aagaard and John Har- closes new technologies at Mi- rison, editors. Theorem Prov- croprocessor Forum — includ- ing in Higher Order Logics, ing x86 64-bit architecture and 13th International Conference, Lightning Data TransportTM. TPHOLs 2000, Portland, Ore- Press release., October 5, 1999. gon, USA, August 14–18, 2000, URL http://www.amd.com/ Proceedings, volume 1869 of news/prodpr/99105.html. Lecture Notes in Computer AMD:2000:XTW Science. Springer-Verlag Inc., 2000. ISBN 3-540-67863-8. [AMD00] AMD Corporation. x86-64TM LCCN QA267.A1 L43 no.1869; technology white paper. Tech- QA76.9.A96 T655 200. nical report, AMD Corpora- Aono:2000:AWI tion, One AMD Place, Sunny- vale, CA 94088, USA, August [AK00] Fumio Aono and Masayuki 17, 2000. 12 pp. URL http:/ Kimura. The AzusA 16- /www.amd.com/products/cpg/ way Itanium server. IEEE 64bit/pdf/x86-64_wp.pdf; Micro, 20(5):54–60, Septem- http://www1.amd.com/products/ ber/October 2000. CODEN cpg/x8664bit/faq. IEMIDZ. ISSN 0272-1732 AMD:2001:PIA (print), 1937-4143 (electronic). URL http://dlib.computer. [AMD01] AMD Corporation, One AMD org/mi/books/mi2000/pdf/m5054. Place, Sunnyvale, CA 94088, pdf; http://www.computer. USA. Preliminary Information: org/micro/mi2000/m5054abs. AMD 64-Bit Technology: The htm. AMD x86-64TM Architecture Aamodt:2003:FMO Programmers Overview, Jan- uary 2001. 134 pp. URL http:/ [AMC+03] Tor M. Aamodt, Pedro Mar- /www.amd.com/products/cpg/ cuello, Paul Chow, Antonio 64bit/pdf/x86-64_overview. Gonz´alez, Per Hammarlund, pdf. REFERENCES 18

Aditya:2000:CSM Anonymous:1998:MNM

[AMR00] Shail Aditya, Scott A. Mahlke, [Ano98c] Anonymous. Micro news: and B. Ramakrishna Rau. Merced update. IEEE Mi- Code size minimization and re- cro, 18(2):2, March/April 1998. targetable assembly for cus- CODEN IEMIDZ. ISSN tom EPIC and VLIW instruc- 0272-1732 (print), 1937-4143 tion formats. ACM Trans- (electronic). URL http:// actions on Design Automa- dlib.computer.org/dynaweb/ tion of Electronic Systems (TO- mi/mi1998/@ebt-link; http: DAES), 5(4):752–773, Jan- //dlib.computer.org/mi/books/ uary 2000. URL http:// mi1998/pdf/m2002.pdf. www.acm.org/pubs/articles/ Anonymous:1999:DNI journals/todaes/2000-5-4/ p752-aditya/p752-aditya.pdf; [Ano99a] Anonymous. Departments: http://www.acm.org/pubs/ News: Itanium, Athlon intro- citations/journals/todaes/ duced; electronic paper. IEEE 2000-5-4/p752-aditya/. Micro, 19(6):2–??, November/ December 1999. CODEN Anonymous:1997:OI IEMIDZ. ISSN 0272-1732 (print), 1937-4143 (electronic). [Ano97] Anonymous. Optimizing the IA-64. IEEE Micro, 17(5):6, Anonymous:1999:HIC September/October 1997. CO- [Ano99b] Anonymous. Hardware — DEN IEMIDZ. ISSN 0272-1732 IA-64-Cluster unter Linux — (print), 1937-4143 (electronic). SGI demonstriert einen Server- Verbund auf Basis von In- Anonymous:1998:HOM tels Itanium-Chips. Computer- [Ano98a] Anonymous. HP offers Merced woche, 26(48):39–40, 1999. ISSN deals. NetServer buyers to get 0170-5121. discounts on IA-64 servers. In- Anonymous:1999:IAR formation Week, 682:34, May [Ano99c] Anonymous. IA-64 approaches 18, 1998. CODEN INFWE4. reality. Electronic Business,25 ISSN 8750-6874. (12):10–12, ???? 1999. CODEN Anonymous:1998:IPA ELBUDL. ISSN 0163-6197. Anonymous:1999:MNI [Ano98b] Anonymous. IBM to port AIX to IA-64. vendor says Unix oper- [Ano99d] Anonymous. Micro news: In- ating system will be ready when tel unveils Itanium processor. chip ships in 2000. Information IEEE Micro, 19(6):2, Novem- Week, 697:24, August 24, 1998. ber/December 1999. CODEN CODEN INFWE4. ISSN 8750- IEMIDZ. ISSN 0272-1732 6874. (print), 1937-4143 (electronic). REFERENCES 19

URL http://dlib.computer. die Portterung des Open- org/mi/books/mi1999/pdf/m6002. Source-Systems auf Intels Ita- pdf. nium und PA-Risc-CPUs. (Ger- man) [Hewlett–Packard sets up Anonymous:1999:SII Linux — HP forces the porting [Ano99e] Anonymous. Special issue on of open-source systems to Intel’s Intel Architecture 64-bit (IA- Itanium and PA-RISC CPUs]. 64) technology. Intel Technology Computerwoche, 27(2):26, ???? Journal, (Q4), November 22, 2000. ISSN 0170-5121. 1999. URL http://developer. Anonymous:2000:IRK intel.com/technology/itj/ q41999.htm. [Ano00d] Anonymous. IA-64 — der RISC-Killer? — Intels Wider- Anonymous:19xx:TWI sacher haben gute Chancen. [Anoxx] Anonymous. Top of the week (German) [IA-64 — the RISC — Intel’s next step — the chip- killer? — Intel’s opponent has maker’s Itanium processor could good chances]. Computerwoche, fundamental alter the cost struc- 27(38):64–72, ???? 2000. ISSN ture of business computing. In- 0170-5121. formation Week, pages 22–25, Anonymous:2000:ICL 19xx. CODEN INFWE4. ISSN [Ano00e] Anonymous. IA-64-Cluster 8750-6874. unter Linux — SGI demonstri- Anonymous:2000:CWS ert einen Server-Verbund auf [Ano00a] Anonymous. Compaq will skip Basis von Intels Itanium-Chips. Intel’s Itanium chip for big (German) [IA-64 cluster under servers, and move straight to its Linux — SGI demonstrates a successors. Computing (London server based on Intel’ Itanium 1980), page 6, March 9, 2000. chips]. Computerwoche, 27(2): CODEN CPTGB5. ISSN 0144- 26, ???? 2000. ISSN 0170-5121. 3097. Anonymous:2000:IPG Anonymous:2000:FPF [Ano00f] Anonymous. Intel processor gets [Ano00b] Anonymous. Forefront: Prod- Linux boost. TurboLinux demos uct features: Top UNIX server software on Intel’s forthcoming employs 64-way processor and 64-bit Itanium chips. Infor- prepares for the IA-64 Itanium mation Week, 790:32, June 12, CPU. Electronic Design, 48(22): 2000. CODEN INFWE4. ISSN 62–63, 2000. CODEN ELO- 8750-6874. DAW. ISSN 0013-4872. Anonymous:2000:IVS Anonymous:2000:HPS [Ano00g] Anonymous. Itanium verspatet [Ano00c] Anonymous. Hewlett–Packard sich — Intels 64-Bit-Architektur setzt auf Linux — HP forciert kommt fruhestens im vierten REFERENCES 20

Quartal 2000, Rechner erst Anonymous:2000:NPAa 2001. (German) [Itanium late — Intel’s 64-bit architecture comes [Ano00l] Anonymous. New products: in the fourth quarter of 2000 AVP for Linux/FreeBSD UNIX, at the earliest, the processor in Kaspersky Lab Ltd.; API Pow- 2001]. Computerwoche, 27(30): erRAC Chassis 320, Alpha 4, ???? 2000. ISSN 0170-5121. Processor Inc.; ODBC-ODBC Bridge, Easysoft Ltd.; LinkScan Anonymous:2000:LBW 6.1, Electronic Software Pub- lishing Corporation; Metro-X [Ano00h] Anonymous. Linux beats Win- Enhanced Server CD, Metro dows — open-source Trillian Link, Inc.; P-STAT Statistical Linux will be ready for Intel’s Software, P-STAT, Inc.; Sys- 64-bit Itanium processors. Com- tem Manager in a Box v1.0, puter Shopper, pages 254–255, PegaSoft Canada; PGI Work- June 2000. ISSN 0886-0556. station 3.1, PGI; Quick Re- Anonymous:2000:LIS store 2.6, Workstation Solu- tions, Inc.; Threads.h++ and [Ano00i] Anonymous. Linux: Mit IA- Tools.h++ Professional, Rogue 64 in den Server-Markt? — Wave Software; Scriptics Con- Erfolg hangt von Anwendungen nect 1.0, 1.1, Scriptics Corpo- ab. (German) [Linux: With IA- ration; TapeWare 6.2 Backup 64 in the server market? — suc- Software, Yosemite Technolo- cess hangs on its use]. Com- gies, Inc.; DoubleVision for puterwoche, 27(38):75–78, ???? Linux Systems, Tridia Corpo- 2000. ISSN 0170-5121. ration. Linux Journal, 71:??, Anonymous:2000:NCF March 2000. CODEN LIJOFX. ISSN 1075-3583 (print), 1938- [Ano00j] Anonymous. Neue Chancen 3827 (electronic). f¨ur Intel-Server — Datenbanken profitieren von IA-64. (German) Anonymous:2000:NPF [new changes for Intel server [Ano00m] Anonymous. New products: — databases profit from IA- FileZerver, Microtest, Inc.; 64]. Computerwoche, 27(38):62– AT75C310, Aplio Inc.; Eye- 63, ???? 2000. ISSN 0170-5121. let GUI, MoJo Designs Inc.; Anonymous:2000:NES J2SE 1.2.2 for Linux, Sun Mi- crosystems, Inc.; GNUPro Tools [Ano00k] Anonymous. New enterprise for IA-64, Red Hat Software; server choices. Intel’s Itanium Linux edition of “A Mother’s processor attracts interest as a Shoah”, IL NewMedia Publish- platform for Unix apps. Infor- ing; +One Station, Maxspeed mation Week, 786:104, May 15, Corporation; Parallel Comput- 2000. CODEN INFWE4. ISSN ing Toolkit, Wolfram Research; 8750-6874. Rave Systems RackMount- REFERENCES 21

1UAXe, Rave Computer Asso- Anonymous:2001:BTL ciation, Inc.; SafeWrite, Turn- Safe Technologies, Inc.; Progress [Ano01a] Anonymous. 64-bit technol- SonicMQ Adds Support for ogy: At long last Intel’s Itanium Linux, Progress Software Corpo- processor has arrived to herald ration; System Blocks, SM&A a mass-market future for 64- Corp.; T.Rex, Freemont Avenue bit technology. Personal com- Software, Inc.; Videomodem, puter world, 24(2):144–148, ???? COM One Services; SNA Gate- 2001. CODEN PCWODU. ISSN way, Gcom, Inc.; Best Linux 0142-0232. 2000, SOT Finnish Software En- Anonymous:2001:TLL gineering Ltd. Linux Journal, 74:??, June 2000. CODEN LI- [Ano01b] Anonymous. 64bit technology: JOFX. ISSN 1075-3583 (print), At long last Intel’s Itanium pro- 1938-3827 (electronic). cessor has arrived to herald a mass-market future for 64bit Anonymous:2000:NNI technology. Personal computer world, 16(9):144–148, 2001. [Ano00n] Anonymous. News — NEC’s 16 Anonymous:2001:BSI Itanium processor-based proto- type IA-64 server running 64- [Ano01c] Anonymous. Bea setzt auf bit SQL server on 64-bit Win- den Itanium — Die neue Intel- dows operating system. Nippon Plattform soll eine Alternative Electric Company research and fur Weblogic auf Risc-Systemen development, 41(1):122, ???? bieten. Computerwoche, 28(32): 2000. CODEN NECRAU. ISSN 17, 2001. ISSN 0170-5121. 0048-0436; 0547-051X. Anonymous:2001:DNI Anonymous:2000:SSC [Ano01d] Anonymous. Departments: News: Intel introduces Itanium. [Ano00o] Anonymous. Server status: tender offer extended again. Compaq refuses Itanium. Wall show us your stuff. center spot- Street and Technology, 18(5): lights STEP. use benchmark to 16–17, ???? 2000. CODEN compare hardware. image of the WSTEE5. ISSN 1060-989X. month. SIGGRAPH celebrates play. Computer-aided engineer- Anonymous:2000:TUS ing: CAE, 20(7):10–??, 2001. CODEN CCAEDJ. ISSN 0733- [Ano00p] Anonymous. Top UNIX server 3536. employs 64-way processor and Anonymous:2001:ESW prepares for the IA-64 Itanium CPU. Electronic Design, 48(22): [Ano01e] Anonymous. Epic soll den Weg 62–63, ???? 2000. CODEN ebnen — Mit der Explicitly- ELODAW. ISSN 0013-4872. Parallel-Instruction-Computing- REFERENCES 22

(Epic-) Architektur will Intel Anonymous:2001:IIW punkten. Eine breite Allianz von Hardware- und Software- [Ano01j] Anonymous. IBM Itanium herstellern soll den Itanium ins workstation. Personal computer Highend katapultieren. Comput- world, 16(9):62–63, 2001. erwoche, 28(49):45, 2001. ISSN Anonymous:2001:ICS 0170-5121. [Ano01k] Anonymous. Intel call on the Anonymous:2001:ESL software industry to drum up in- [Ano01f] Anonymous. Express: Su- terest in Itanium. Computing, percomputer auf Linux-Basis: 16(9):6–??, 2001. 3300-Itanium-Prozessoren fur Anonymous:2001:ILI neuen Weltrekordrechner. Elek- tronik, 50(18):10–11, 2001. CO- [Ano01l] Anonymous. Intel launches Ita- DEN EKRKAR. ISSN 0013- nium. Library systems, 21(7):3– 5658. ??, 2001. ISSN 0277-0288. Anonymous:2001:FLI Anonymous:2001:IEJ

[Ano01g] Anonymous. First looks: The [Ano01m] Anonymous. Itanium ab Ende Itanium and 64-bit computing. Juni — Nach sieben Jahren PC magazine: the independent Entwicklung und mit zwei guide to IBM-standard personal Jahren Verspatung ist es nun computing, 20(16):28–33, 2001. soweit: Intel feiert leise das Prozessor-Debut seiner IA-64- Anonymous:2001:FNI Architektur. Computerwoche, 28(23):30, 2001. ISSN 0170- [Ano01h] Anonymous. Forefront: News: 5121. Itanium processors will gang Anonymous:2001:IAP up to perform 13.6 teraflops. Electronic Design, 49(19):36–37, [Ano01n] Anonymous. Itanium ante por- 2001. CODEN ELODAW. ISSN tas — Am 29. Mai kommen die 0013-4872. 64-Bit-CPUs in Stuckzahlen auf den Markt. Computerwoche,28 Anonymous:2001:HIB (20):6, 2001. ISSN 0170-5121. [Ano01i] Anonymous. Herausforderer Ita- Anonymous:2001:IES nium — Um in der 64-Bit- Welt erfolgreich zu sein, reicht [Ano01o] Anonymous. Itanium-Entwicklung der Chip allein nicht aus. Auch stockt. Computerwoche, 28(11): Compiler, Betriebssysteme und 48–51, 2001. ISSN 0170-5121. Applikationen mussen speziell Anonymous:2001:LMI angepasst werden. Computer- woche, 28(49):42–44, 2001. ISSN [Ano01p] Anonymous. Linux not men- 0170-5121. tioned in Itanium article. Li- REFERENCES 23

brary systems, 21(9):6–??, 2001. 50(19):28–29, 2001. CODEN ISSN 0277-0288. EKRKAR. ISSN 0013-5658. Anonymous:2001:IWI Anonymous:2001:PIM [Ano01q] Anonymous. Mit dem Ita- nium will Intel in der High-end- [Ano01v] Anonymous. Pipeline: Intel’s Server-Arena Fuss fassen. Nach McKinley chip shows its face. A dem Ruckzug von Compaq und sea creature boosts optical net- HP bleiben Sun und IBM als working. CEO pay and worker Konkurrenten. Computerwoche, pay are diverging. AOL, Earth- 28(30):16–17, 2001. ISSN 0170- Link helped FBI find terrorists. 5121. PC Magazine, 20(18):29, ???? 2001. Anonymous:2001:NES Anonymous:2001:SSC [Ano01r] Anonymous. New enterprise server choices: Intel’s Itanium [Ano01w] Anonymous. Server status: processor attracts interest as a Compaq refuses Itanium. Wall platform for Unix apps. In- Street and Technology, 16(9):16– formation Week, 21(1):104–110, 17, 2001. CODEN WSTEE5. 2001. CODEN INFWE4. ISSN ISSN 1060-989X. 8750-6874. Anonymous:2001:SRS Anonymous:2001:NPP [Ano01s] Anonymous. New products: [Ano01x] Anonymous. Steckt Risc in der PowerEdge adopts Intel Ita- Sackgasse? — Der Wettbewerb nium processors. cA blocks ma- wird harter. Leistungssteigerun- licious code. Network magazine: gen mussen die Risc-Anbieter the competitive edge in business teuer erkaufen. Deshalb hat sich technology, 16(9):80–81, 2001. Compaq zur Aufgabe der Alpha- Architektur und zum Umstieg Anonymous:2001:NNP auf Itanium entschieden. Com- [Ano01t] Anonymous. News: NEC pro- puterwoche, 28(49):8–13, 2001. vided 16-way Itanium server ISSN 0170-5121. “AzusA” for Hewlett–Packard Anonymous:2001:TAA as an OEM products. Nippon Electric Company research and [Ano01y] Anonymous. Tech analyzer: development, 42(1):91, 2001. AMD wields 64-bit hammer: CODEN NECRAU. ISSN 0048- Chipmaker’s new Hammer CPU 0436; 0547-051X. is likely to cost less and offer bet- Anonymous:2001:NEI ter backward compatibility than Intel’s Itanium processor. In- [Ano01u] Anonymous. Notizen — Ein- formation Week, 28(23):64–68, blick: Itanium — ein “heisser” 2001. CODEN INFWE4. ISSN Tip fur Server? Elektronik, 8750-6874. REFERENCES 24

Anonymous:2001:WSM and Fortran compilers for Win- dows and Linux. Techni- [Ano01z] Anonymous. A Windows for su- cal report, Hewlett–Packard percomputing: Microsoft is qui- Corporation, Palo Alto, CA, etly launching an OS to han- USA, 2002. URL http: dle Intel’s new, 64-bit Itanium //www.intel.com/software/ CPU. PC world, 19(8):58–65, products/compilers/c60/techtopics/ 2001. Compiler_Optimization_6.pdf. Anonymous:2002:ASI Anonymous:2003:CRN [Ano02a] Anonymous. From AlphaServer [Ano03] Anonymous, editor. 5th Confer- systems to the Intel Itanium ence on Real Numbers and Com- architecture a bright future puters 2003 — RNC5, Lyon, for OpenVMS system manage- France, September 2003. ????, ment. White paper, Hewlett– ????, 2003. ISBN ???? LCCN Packard Corporation, Palo ???? Alto, CA, USA, 2002. URL http://sysdoc.doors.ch/HP/ Anonymous:2004:IIP OpenVMS_Itanium_system_management.[Ano04] Anonymous. Intel Itanium pro- pdf. cessor family reference guide: Anonymous:2002:III IA-32 execution layer. Web doc- ument., 2004. URL http:// [Ano02b] Anonymous. Inside the Intel Ita- download.intel.com/design/ nium 2 processor. White pa- Itanium/Downloads/25431803. per, Hewlett–Packard Corpora- pdf. tion, Palo Alto, CA, USA, July 2002. URL http://www.dig64. Anonymous:2006:PGI org/about/Itanium2_white_ [Ano06] Anonymous, editor. Proceed- paper_public.pdf. ings of Gelato ICE: Itanium Anonymous:2002:OFP Conference and Expo: Spot- lighting Linux on Itanium- [Ano02c] Anonymous. OpenVMS floating- based Platforms, October 1– point arithmetic on the Ita- 4, 2006, Biopolis, Singapore, nium architecture. Techni- 2006. ISBN ???? LCCN cal report, Hewlett–Packard ???? URL http://www. Corporation, Palo Alto, CA, ice.gelato.org/; http:// USA, September 2002. URL www.ice.gelato.org/about/ http://sysdoc.doors.ch/HP/ oct06_presentations.php. openvms_ipf_floating_point_ Anwar:2006:SNG wp.pdf. Anonymous:2002:OAI [Anw06] Arif Anwar. SynaBASE: Next-generation bioinformatics [Ano02d] Anonymous. Optimizing ap- database platform. In Anony- plications with the Intel C++ mous [Ano06], page ?? ISBN REFERENCES 25

???? LCCN ???? URL Blau:2001:NAE http://www.ice.gelato.org/ ; http://www.ice.gelato. [BBS+01] J. Blau, S. Barlas, V. Singh, org/about/oct06_presentations. L. Geppert, H. Goldstein, S. K. php. Moore, M. J. Riezenman, and S. Miller. News analysis: (1) Avetisyan:2006:IRA Europe’s cellulars to share in- frastructure? (2) Why the [Ave06] Arutyun I. Avetisyan. The ISP fuss about 3G? (3) Senate RAS activities for improving changes will shake telecom, de- GCC for Itanium. In Anony- fense R&D, Energy. (4) In En- mous [Ano06], page ?? ISBN ergy, will Bingaman out-Cheney Cheney? (5) India’s power ???? LCCN ???? URL http:/ grid finds helping hand. (6) /www.ice.gelato.org/oct06/ The Itanium platform lands its pres_pdf/gelato_ICE06oct_ first computing systems. (7) gccimprov_avetisyan_ispras. Ion beam keeps liquid crystals pdf. in line. (8) How to raise UV nanolasers. (9) Swedish start- Anderson:2002:CCS up puts new spin on pen and paper. (10) Big welcome for [AWB02] Ferd E. Anderson, J. Steve MIT’s Web-based courseware. Wells, and Eugene Z. Berta. IEEE Spectrum, 38(7):20–37, The core clock system on the July 2001. CODEN IEESAM. TM next generation Itanium ISSN 0018-9235 (print), 1939- microprocessor. In IEEE 9340 (electronic). [IEE02], page ?? ISBN ???? ISSN 0743-1686. LCCN Brifault:2004:DCM ???? URL http://cpus.hp. com/technical_references/ [BC04] K. Brifault and H. P. Charles. isscc_2002/isscc_2002_6.shtml. Data cache management on EPIC architecture: optimizing Beck:2002:POA memory access for image pro- cessing. ACM SIGARCH Com- puter Architecture News, 32(3): [BBC+02] Will Beck, Glenn Bowles, Drew 35–42, June 2004. CODEN Comstock, Gaitan D’Antoni, CANED2. ISSN 0163-5964 and Jim Parker. Porting Open- (print), 1943-5851 (electronic). VMS applications to Intel Ita- nium architecture. White paper, Bharadwaj:2000:IIC Hewlett–Packard Corporation, Palo Alto, CA, USA, April 2002. [BCC+00] Jay Bharadwaj, William Y. URL http://sysdoc.doors. Chen, Weihaw Chuang, Gerolf ch/HP/OpenVMS_IPF_PORTING_ Hoflehner, Kishore Menezes, WP.pdf. Kalyan Muthukumar, and Jim REFERENCES 26

Pierce. The Intel IA-64 com- com/cd/ids/developer/asmo- piler code generator. IEEE na/eng/93086.htm. Micro, 20(5):44–53, Septem- ber/October 2000. CODEN Barroso:2000:PSA IEMIDZ. ISSN 0272-1732 [BGM+00] Luiz Andr´e Barroso, Kourosh (print), 1937-4143 (electronic). Gharachorloo, Robert McNa- URL http://dlib.computer. mara, Andreas Nowatzyk, Shaz org/mi/books/mi2000/pdf/m5044. Qadeer, Barton Sano, Scott pdf; http://www.computer. Smith, Robert Stets, and Ben org/micro/mi2000/m5044abs. Verghese. Piranha: a scalable htm. architecture based on single-chip Blickstein:1992:GOC multiprocessing. In Proceed- ings of the 27th Annual Inter- [BCD+92] David S. Blickstein, Peter W. national Symposium on Com- Craig, Caroline S. David- puter Architecture: June 12– son, R. Neil Faiman, Jr., 14, 2000, Vancouver, British Kent D. Glossop, Richard B. Columbia. ACM Press, New Grove, Steven O. Hobbs, and York, NY, USA, 2000. ISBN William B. Noyce. The 1-58113-232-8. ISSN 0163-5964 GEM optimizing compiler sys- (print), 1943-5851 (electronic). tem. Digital Technical Jour- LCCN QA76.9.A73 S97 2000. nal of Digital Equipment Cor- URL http://delivery.acm. poration, 4(4):121–136, Fall org/10.1145/340000/339696/ 1992. CODEN DTJOEL. ISSN p282-barroso.pdf. 0898-901X. URL ftp://ftp. digital.com/pub/Digital/info/ Buck:2004:DCC DTJ/v4n4/The_GEM_Optimizing_ Compiler_Sy_01apr1993DTJ808P8.[BH04] Bryan R. Buck and Jeffrey K. ps; http://www.digital. Hollingsworth. Data centric com:80/info/DTJ808/DTJ808SC. cache measurement on the Intel TXT. Itanium 2 processor. In ACM [ACM04a], page 58. ISBN 0- Baraz:2004:IEL 7695-2153-3. LCCN ???? + [BDE 04] Leonid Baraz, Tevi Devor, Orna Brooks:2000:VBC Etzion, Shalom Goldenberg, Alex Skaletsky, Yun Wang, and [BM00] David Brooks and Margaret Yigal Zemach. IA-32 execu- Martonosi. Value-based clock tion layer: a two-phase dynamic gating and operation packing: translator designed to support dynamic strategies for improv- IA-32 applications on Itanium- ing processor power and per- based systems. Technical re- formance. ACM Transactions port, Hewlett–Packard Corpo- on Computer Systems, 18(2): ration, Palo Alto, CA, USA, 89–126, May 2000. CODEN 2004. URL http://www.intel. ACSYEC. ISSN 0734-2071 REFERENCES 27

(print), 1557-7333 (electronic). ???? URL http://cpus.hp. URL http://www.acm.org/ com/technical_references/ pubs/citations/journals/tocs/ isscc_2002/isscc_2002_3.shtml. 2000-18-2/p89-brooks/. Bohr:1998:STL Boldo:2005:SFC

[BM05] Sylvie Boldo and Jean-Michel [Boh98] Mark Bohr. Silicon trends Muller. Some functions com- and limits for advanced mi- putable with a fused-mac. In croprocessors. Communica- IEEE [IEE05], page ?? ISBN tions of the ACM, 41(3):80– 87, March 1998. CODEN ???? LCCN ???? URL http: CACMA2. ISSN 0001-0782 //arith17.polito.it/final/ (print), 1557-7317 (electronic). paper-106.pdf. URL http://delivery.acm. Bharadwaj:1999:WSP org/10.1145/280000/272327/ p80-bohr.pdf; http://www. [BMM99] J. Bharadwaj, K. Menezes, acm.org:80/pubs/citations/ and C. McKinsey. Wavefront journals/cacm/1998-41-3/p80- scheduling: path based data bohr/. representation and scheduling of subgraphs. In IEEE, ed- Bohr:2002:INT itor, Proceedings: 32nd An- nual International Symposium [Boh02] Mark Bohr. Intel’s 90 nm tech- on Microarchitecture: Haifa, Is- nology: Moore’s Law and more. rael, November 16–18, 1999, Technical report, Hewlett– pages 262–271. IEEE Com- Packard Corporation, Palo Alto, puter Society Press, 1109 CA, USA, 2002. URL http: Spring Street, Suite 300, Silver //www.intel.com/research/ Spring, MD 20910, USA, 1999. silicon/micron.htm. ISBN 0-7695-0437-X. LCCN QA76.6.I5736 1999. URL http: Brender:2002:BPL //ieeexplore.ieee.org/iel5/ 6577/17552/00809464.pdf. IEEE[Bre02] Ronald F. Brender. The BLISS Computer Society order number programming language: a his- PR0043. tory. Software—Practice and Bradley:2002:SCR Experience, 32(10):955–981, Au- gust 2002. CODEN SPEXBL. [BMS02] David Bradley, Patrick Ma- ISSN 0038-0644 (print), 1097- honey, and Blaine Stackhouse. 024X (electronic). URL http: The 16kB single-cycle read ac- //www3.interscience.wiley. cess cache on a next generation com/cgi-bin/abstract/96516179/ 64b Itanium microprocessor. In START; http://www3.interscience. IEEE [IEE02], page ?? ISBN wiley.com/cgi-bin/fulltext? ???? ISSN 0743-1686. LCCN ID=96516179&PLACEBO=IE.pdf. REFERENCES 28

CC:2003:UPI USA, 2000. ISBN 1-58113-244- 1; 0-7695-0537-6, 0-7695-0538- [Cam03] Cambridge Consulting. Ultra- 4 (casebound), 0-7695-0539- SPARC’s prospects in an Ita- 2 (microfiche). LCCN ???? nium world: a comparative URL http://delivery.acm. analysis of ultraSPARC and org/10.1145/350000/343813/ Itanium architectures, perfor- p426-catthoor.pdf. mance attributes, and roadmaps for the future. World-Wide Carter:2000:LCP Web document., May 30, [CF00] Larry Carter and Jeanne Fer- 2003. URL http://h71028. rante, editors. Languages and www7.hp.com/ERC/downloads/ compilers for parallel comput- CambridgeUltraSPARC_v6.pdf. ing: 12th International Work- Chandrakasan:2001:DHP shop, LCPC’99, La Jolla, CA, USA, August 4–6, 1999; pro- [CBF01] Anantha Chandrakasan, William J. ceedings, volume 1863 of Lec- Bowhill, and Frank Fox. De- ture Notes in Computer Sci- sign of high-performance micro- ence. Springer-Verlag Inc., New processor circuits. IEEE Com- York, NY, USA, 2000. ISBN puter Society Press, 1109 Spring 3-540-67858-1. ISSN 0302-9743 Street, Suite 300, Silver Spring, (print), 1611-3349 (electronic). MD 20910, USA, 2001. ISBN LCCN QA76.58 .L36 2000. 0-7803-6001-X. xx + 557 pp. LCCN TK7895.M5 D47 2001. Carver:1999:POS US$125.00. URL http://shop. ieee.org/store/product.asp? [CFLZ99] Kathy Carver, Chuck Flecken- prodno=PC5836. IEEE order no. stein, Joshua LeVasseur, and PC5836. Stephan Zeisset. Porting op- erating system kernels to the Catthoor:2000:HSC IA-64 architecture for pre- [CDK00] Francky Catthoor, Nikil D. silicon validation purposes. In- Dutt, and Christoforos E. tel Technology Journal, (Q4): Kozyrakis. How to solve the 7, November 22, 1999. ISSN current memory access and data 1535-766X. URL http:// transfer bottlenecks at the pro- developer.intel.com/technology/ cessor architecture or at the itj/q41999/articles/art_4. compiler level. In Design, Au- htm; http://developer.intel. tomation, and Test in Europe com/technology/itj/q41999/ Conference and Exhibition 2000: pdf/porting.pdf. proceedings, Paris, France, Carlson:2003:IRB March 27–30, 2000, pages 426– 435. IEEE Computer Society [CH03] Jim Carlson and Jerry Huck. Press, 1109 Spring Street, Suite Itanium rising: breaking through 300, Silver Spring, MD 20910, Moore’s second law of comput- REFERENCES 29

ing power. Prentice-Hall PTR, processor Report, 10(17):17–19, Upper Saddle River, NJ 07458, December 30, 1996. ISSN USA, 2003. ISBN 0-13-046415- 0899-9341. URL http://www. 5. xx + 198 pp. LCCN cs.cmu.edu/afs/cs.cmu.edu/ QA76.9.A73 C365 2003. academic/class/15740-f00/ public/doc/discussions/uniprocessors/ Chatterjee:2006:BML ia64/mpr_merced_whats_new_ [Cha06] Soumitra Chatterjee. 64-bit mi- dec96.ps.gz. gration to Linux on Itanium: Cornea:2002:SCI Challenges, advantages, and tools. In Anonymous [Ano06], [CHT02] Marius Cornea, John Harrison, page ?? ISBN ???? LCCN and Ping Tak Peter Tang. Sci- ???? URL http://www. entific computing on Itanium- ice.gelato.org/; http:// based systems. Intel Cor- www.ice.gelato.org/about/ poration, Santa Clara, CA, oct06_presentations.php. USA, 2002. ISBN 0-9712887- 7-1. xvii + 406 pp. LCCN Cornea:2003:DSR ???? US$69.95. URL http:/ [CHI+03] M. Cornea, J. Harrison, C. Ior- /www.intel.com/intelpress/ dache, B. Norin, and S. Story. sum_scientific.htm. Division, square root and re- Chubb:2006:GS mainder algorithms for the Intel Itanium architecture. Report, [Chu06a] Peter Chubb. The GPT and Intel Corporation, Santa Clara, superpages. In Anonymous CA, USA, November 2003. [Ano06], page ?? ISBN ???? LCCN ???? URL http:/ Cornea-Hasegan:1999:IFP /www.ice.gelato.org/oct06/ [CHN99] Marius Cornea-Hasegan and pres_pdf/gelato_ICE06oct_ Bob Norin. IA-64 floating-point superpages_chubb_unsw.pdf. operations and the IEEE stan- Chubb:2006:VUL dard for binary floating-point arithmetic. Intel Technology [Chu06b] Peter Chubb. Virtualization and Journal, (Q4):16, November 22, user-level drivers. In Anony- 1999. URL http://developer. mous [Ano06], page ?? ISBN intel.com/technology/itj/ ???? LCCN ???? URL http:/ q41999/articles/art_6.htm; /www.ice.gelato.org/oct06/ http://developer.intel.com/ pres_pdf/gelato_ICE06oct_ technology/itj/q41999/pdf/ vm_chubb_unsw.pdf. ia64fpbf.pdf. Chung:2006:COA Christy:1996:IMW [Chu06c] Shin Yee Chung. ClustalW op- [Chr96] Peter Christy. IA-64 and Merced timization: Adaptive schedul- — what and why. Micro- ing. In Anonymous [Ano06], REFERENCES 30

page ?? ISBN ???? Charney:2001:UJO LCCN ???? URL http:/ /www.ice.gelato.org/oct06/ [CMM01] Reginald Charney, Don Marti, pres_pdf/gelato_ICE06oct_ and Gary A. Messenbrink. up- clustalwaddon_chung_ihpc. FRONT: Job opening trends; pdf; http://www.ice.gelato. the kernel speaks; win on lin org/oct06/pres_pdf/gelato_ on thin; LJ index — March ICE06oct_clustalwperf_chung_ 2001; Linux bytes other mar- ihpc.pdf. kets: Bay Area Rapid Tran- sit (BART): Under control with Collard:2003:OPC Linux; stop the presses: Kylix clix with CLX. Linux Journal, [CL03] Jean-Fran¸cois Collard and Daniel 84:8, 10, 12, 14, April 2001. CO- Lavery. Optimizations to pre- DEN LIJOFX. ISSN 1075-3583 vent cache penalties for the In- (print), 1938-3827 (electronic). tel Itanium 2 processor. In IEEE [IEE03], pages 105–114. ISBN 0- Colwell:2005:PCP 7695-1913-X. LCCN ???? ACM [Col05] Robert P. Colwell. The Pentium Order No. 530033. Chronicles: The People, Pas- Clabby:2006:HIA sion, and Politics Behind Intel’s Landmark Chips. Wiley, New [Cla06] Joe Clabby. The HP Itanium York, NY, USA, 2005. ISBN architecture decision. Inter- 0-471-73617-1. xix + 187 pp. net video program., October LCCN ???? US$24.95. 24, 2006. URL http://itw. itworld.com/GoNow/a30051a154506a382798246a0. Crawford:2000:GEI Cierniak:2000:PJJ [Cra00] John H. Crawford. Guest Editor’s introduction: Intro- [CLS00] Michal Cierniak, Guei-Yuan ducing the Itanium proces- Lueh, and James M. Stich- sors. IEEE Micro, 20(5):9–11, noth. Practicing JUDO: September/October 2000. CO- Java under dynamic optimiza- DEN IEMIDZ. ISSN 0272-1732 tions. ACM SIGPLAN No- (print), 1937-4143 (electronic). tices, 35(5):13–26, May 2000. URL http://dlib.computer. CODEN SINODQ. ISSN org/mi/books/mi2000/pdf/m5009. 0362-1340 (print), 1523-2867 pdf; http://www.computer. (print), 1558-1160 (electronic). org/micro/mi2000/m5009abs. URL http://www.acm.org/ htm. pubs/articles/proceedings/ Chou:2000:IPC pldi/349299/p13-cierniak/ p13-cierniak.pdf; http:/ [CS00] Yuan Chou and John Paul /www.acm.org/pubs/citations/ Shen. Instruction path copro- proceedings/pldi/349299/p13- cessors. In The 27th Annual In- cierniak/. ternational Symposium on Com- REFERENCES 31

puter architecture, pages 270– Aldridge. Designing interop- 281. ACM Press, New York, NY, erability into IA-64 systems: USA, 2000. ISSN 0163-5964 DIG64 guidelines. Technical re- (print), 1943-5851 (electronic). port, Intel Corporation, Santa URL http://delivery.acm. Clara, CA, USA, 2000. 56 org/10.1145/340000/339694/ pp. URL http://developer. p270-chou.pdf. intel.com/design/ia-64/idfdIG2/ . Chen:2008:SSP deDinechin:2000:CEHb [CWY+08] Haibo Chen, Xi Wu, Liwei Yuan, Binyu Zang, Pen chung [dD00a] Christophe de Dinechin. C++ Yew, and Frederic T. Chong. exception handling. IEEE From speculation to security: Concurrency, 8(4):72–79, Oc- Practical and efficient informa- tober/December 2000. CO- tion flow tracking using specula- DEN IECMFX. ISSN 1092-3063 tive hardware. ACM SIGARCH (print), 1558-0849 (electronic). Computer Architecture News,36 URL http://dlib.computer. (3):401–412, June 2008. CO- org/pd/books/pd2000/pdf/p4072. DEN CANED2. ISSN 0163-5964 pdf; http://www.computer. (print), 1943-5851 (electronic). org/concurrency/pd2000/p4072abs. htm. Djoudi:2005:MMA deDinechin:2000:CEHa [DBC+05] Lamia Djoudi, Denis Barthou, Patrick Carribault, Christophe [dD00b] Christophe de Dinechin. C++ Lemuet, Jean-Thomas Ac- exception handling for IA64. quaviva, and William Jalby. In USENIX [USE00], page ?? MAQAO: Modular assembler ISBN 1-880446-15-4. LCCN quality analyzer and opti- QA76.76.S95 W67 2000. URL mizer for Itanium 2. In http://www.usenix.org/publications/ ????, editor, The 4th Work- library/proceedings/osdi2000/ shop on EPIC architectures wiess2000/dinechin.html. and compiler technology, San deDinechin:2004:FCR Jose, CA, USA, volume 200, page 20. ????, ????, 2005. [dDDL04] Florent de Dinechin, David De- URL https://hal.archives- four, and Christoph Lauter. Fast ouvertes.fr/hal-00141075/ correct rounding of elementary en/; https://www.labri. functions in double precision us- fr/perso/barthou/ps/maqao. ing double-extended arithmetic. pdf. Research Report RR2004-10, ´ Demshki:2000:DII Ecole Normale Sup´erieure de Lyon, 69364 Lyon Cedex 07, [DBWA00] Michael Demshki, Melvin Bene- France, March 2004. 2 + 12 dict, Dong Wei, and Tomm pp. URL http://www.ens- REFERENCES 32

lyon.fr/LIP/Pub/Rapports/ diction. In Proceedings of the RR/RR2004/RR2004-10.pdf. 25th annual international sym- posium on Computer architec- DeRose:2006:EXI ture. IEEE Computer Society [De 06] C´esar De Rose. Evaluat- Press, 1109 Spring Street, Suite ing Xen IA-64 security and 300, Silver Spring, MD 20910, performance. In Anonymous USA, 1998. ISSN 0163-5964 [Ano06], page ?? ISBN ???? (print), 1943-5851 (electronic). LCCN ???? URL http:/ URL http://delivery.acm. /www.ice.gelato.org/oct06/ org/10.1145/280000/279380/ pres_pdf/gelato_ICE06oct_ p167-driesen.pdf. xeneval_derose_pucrs.pdf. Diefendorff:1999:PFM DeGroot:1998:PIS [Die99] Keith Diefendorff. Power4 fo- [DeG98] Doug DeGroot, editor. Proceed- cuses on memory bandwidth: ings of the 25th International IBM confronts IA-64, says ISA Symposium on Computer Archi- not important. Microprocessor tecture, Barcelona, Spain, June Report, 13(13):??, October 6, 27–July 02, 1998. IEEE Com- 1999. ISSN 0899-9341. puter Society Press, 1109 Spring Dulong:1999:OII Street, Suite 300, Silver Spring, MD 20910, USA, 1998. ISBN [DKK+99] Carole Dulong, Rakesh Krish- 0-8186-8491-7. ISSN 0163-5964 naiyer, Dattatraya Kulkarni, (print), 1943-5851 (electronic). Daniel Lavery, Wei Li, John LCCN ???? Ng, and David Sehr. An Dahlen:2000:SWC overview of the Intel IA-64 com- piler. Intel Technology Jour- [DGMM00] Eric Dahlen, Jennifer Gustin, nal, (Q4):15, November 22, Susan Meredith, and Doug 1999. URL http://developer. Moran. The 82460GX server/ intel.com/technology/itj/ workstation chip set. IEEE q41999/articles/art_1.htm; Micro, 20(6):69–75, Novem- http://developer.intel.com/ ber/December 2000. CODEN technology/itj/q41999/pdf/ IEMIDZ. ISSN 0272-1732 compiler.pdf. (print), 1937-4143 (electronic). URL http://dlib.computer. Doshi:2001:OSD org/mi/books/mi2000/pdf/m6069. pdf; http://www.computer. [DKM01] G. Doshi, R. Krishnaiyer, and org/micro/mi2000/m6069abs. K. Muthukumar. Optimizing htm. software data prefetches with ro- Driesen:1998:AIB tating registers. In IEEE, edi- tor, 2001 International Confer- [DH98] Karel Driesen and Urs H¨olzle. ence on Parallel Architectures Accurate indirect branch pre- and Compilation Techniques: REFERENCES 33

proceedings: 8–12 September, Dove:1999:PAI 2001, Barcelona, Catalunya, Spain, pages x + 305. IEEE [Dov99] Ken Dove. Programmatic ad- Computer Society Press, 1109 vantages of IA-64 for large sys- Spring Street, Suite 300, Silver tems. UNIX Review, 17(10): Spring, MD 20910, USA, 2001. 34–36, ???? 1999. CODEN ISBN 0-7695-1363-8. LCCN UNRED5. ISSN 0742-3136. QA76.58.I553 2001. URL http: Dulong:2001:MCI //ieeexplore.ieee.org/lpdocs/ epic03/. [DSR01] Carole Dulong, Priti Shrivastav, and Azita Refah. The mak- Dong:2006:XIV ing of a compiler for the In- tel(R) Itanium processor. In- [Don06] Yaozu Dong. Xen and Intel vir- tel Technology Journal, (Q3): tualization technology for IA- 7, August 1, 2001. ISSN 64. In Anonymous [Ano06], 1535-766X. URL http:// page ?? ISBN ???? LCCN ???? developer.intel.com/technology/ URL http://www.ice.gelato. itj/q32001/articles/art_4. org/oct06/pres_pdf/gelato_ htm; http://developer.intel. ICE06oct_xenvt_dong_intel. com/technology/itj/q32001/ pdf. pdf/art_4.pdf. Doran:1999:EFI Desai:2000:IPC

[Dor99] Mark Doran. Extensible [DTZR00] U. Desai, S. Tam, R. Kim. J. Firmware Interface: boot- Zhang, and S. Rusu. Itanium ing the new generation of processor clock design. In ACM Intel Architecture platforms. [ACM00], pages 94–98. Technical report, Intel Cor- poration, Santa Clara, CA, Dulong:1998:IAW USA, September 1, 1999. 45 [Dul98] Carole Dulong. The IA-64 ar- pp. URL http://developer. chitecture at work. Computer, intel.com/design/ia-64/downloads/ 31(7):24–32, July 1998. CO- IDFEFI.htm. DEN CPTRB4. ISSN 0018-9162 Doshi:1999:UIA (print), 1558-0814 (electronic). URL http://dlib.computer. [Dos99] Gautam Doshi. Understand- org/co/books/co1998/pdf/r7024. ing the IA-64 architecture. pdf; http://www.computer. Technical report, Intel Cor- org/computer/co1998/r7024abs. poration, Santa Clara, CA, htm. USA, August 31, 1999. 65 Engels:2001:PPS pp. URL http://developer. intel.com/design/ia-64/idfisa/[EFKR01] Daniel W. Engels, Jon Feld- index.htm. man, David R. Karger, and REFERENCES 34

Matthias Ruhl. Parallel proces- 1732 (print), 1937-4143 (elec- sor scheduling with delay con- tronic). URL http://dlib. straints. In Twelfth Annual computer.org/mi/books/mi2000/ Symposium on Discrete algo- pdf/m3003.pdf. rithms, pages 577–585. ACM Eranian:2006:UPI Press, New York, NY, USA, 2001. ISBN 0-89871-490-7. [Era06] St´ephane Eranian. Update on LCCN ???? URL http:/ the Perfmon2 interface. In /delivery.acm.org/10.1145/ Anonymous [Ano06], page ?? 370000/365538/p577-engels. ISBN ???? LCCN ???? pdf. URL http://www.ice.gelato. org/oct06/pres_pdf/gelato_ Eranian:2000:LIP ICE06oct_perfmon2_eranian_ [EM00] St´ephane Eranian and David hp.pdf. Mosberger. The Linux/ia64 Evans:2003:IAP project: Kernel design and sta- tus report. Technical Report [ET03] James S. Evans and Gregory L. HPL-2000-85, Hewlett–Packard Trimper. Itanium architecture Corporation, Palo Alto, CA, for programmers: understand- USA, 2000. URL http://www. ing 64-bit processors and EPIC hpl.hp.com/techreports/. principles. Prentice-Hall, Up- per Saddle River, NJ 07458, Eichenberger:2000:IAA USA, 2003. ISBN 0-13-101372- 6. xxxiv + 529 pp. LCCN [EMM00] Alexandre Eichenberger, Waleed QA76.8.I83 E83 2003. Meleis, and Suman Maradani. An integrated approach to ac- Fang:1999:CTI celerate data and predicate [Fan99] Jesse Fang. Compiler tech- computations in hyperblocks. nology on IA-64. In IEEE In Proceedings of the 33rd [IEE99], page ?? ISBN ???? annual IEEE/ACM interna- LCCN ???? URL http://www. tional symposium on Microar- hotchips.org/hotc11_index. chitecture. ACM Press, New html. York, NY, USA, 2000. ISBN 1-58113-196-8. LCCN ???? Faraboschi:2000:LTP URL http://delivery.acm. [FBF+00] Paolo Faraboschi, Geoffrey org/10.1145/370000/360140/ Brown, Joseph A. Fisher, p101-eichenberger.pdf. Giuseppe Desoli, and Fred English:2000:MNIb Homewood. Lx: a tech- nology platform for customiz- [Eng00] Marie English. Micro news: In- able VLIW embedded process- tel releases Itanium guide. IEEE ing. In The 27th Annual In- Micro, 20(3):3, May/June 2000. ternational Symposium on Com- CODEN IEMIDZ. ISSN 0272- puter architecture 2000,ACM REFERENCES 35

SIGARCH Computer Archi- Courant Institute, New York tecture News, pages 203–213. University, New York, NY, ACM Press, New York, NY, USA, October 1979. v + 174 pp. USA, 2000. ISSN 0163-5964 URL http://wwwlib.umi.com/ (print), 1943-5851 (electronic). dissertations/dlnow/8010348. URL http://delivery.acm. Fisher:1983:VLI org/10.1145/340000/339682/ p203-faraboschi.pdf. [Fis83] Joseph A. Fisher. Very long Fleckenstein:1999:POS instruction word architectures and the ELI-512. In Pro- [FCLZ99] Chuck Fleckenstein, Kathy ceedings of the 10th Annual Carver, Joshua LeVasseur, International Symposium on and Stephan Zeisset. Port- Computer Architectures, Stock- ing operating system ker- holm, Sweden, volume 11(3) of nels to the IA-64 architec- SIGARCH Newsletter: Com- ture for pre-silicon validation puter Architecture, pages 140– purposes. Intel Technology 150. ACM Press, New York, NY, Journal, (Q4):7, November 22, USA, 1983. ISBN 0-89791-101- 1999. URL http://developer. 6. ISSN 0884-7495. LCCN intel.com/technology/itj/ QA76.9.A73S9a. Reprinted in q41999/articles/art_4.htm; [Fis98]. http://developer.intel.com/ technology/itj/q41999/pdf/ Fisher:1998:VLI porting.pdf. [Fis98] Joseph A. Fisher. Very long in- Fisher:2005:ECV struction word architectures and the ELI-512. In Gurindar Sohi, [FFY05] Joseph A. Fisher, Paolo Fara- editor, 25 years of the Inter- boschi, and Clifford Young. Em- national Symposia on Computer bedded computing: a VLIW ap- Architecture (selected papers), proach to architecture, compilers Barcelona, Spain, pages 263– and tools. Morgan Kaufmann 273. ACM Press, New York, NY, Publishers, San Francisco, CA, USA, 1998. ISBN 1-58113-058- USA, 2005. ISBN 1-55860-766- 9. LCCN QA76.9.A73. Reprint 8 (hardcover). xxxiii + 671 pp. of [Fis83]. LCCN TK7895.E42 F57 2005; TK7895.E42 F57 2005. Fetzer:2002:FBI Fisher:1979:OHM [FO02] Eric S. Fetzer and John T. Or- [Fis79] Joseph Allen Fisher. The Op- ton. A fully-bypassed 6-issue in- timization of Horizontal Mi- teger datapath and register file crocode With and Beyond Ba- on an Itanium microprocessor. sic Blocks: An Application of In IEEE [IEE02], page ?? ISBN Processor Scheduling with Re- ???? ISSN 0743-1686. LCCN sources. Ph.D. dissertation, ???? URL http://cpus.hp. REFERENCES 36

com/technical_references/ Garber:1997:NBJ isscc_2002/isscc_2002_2.shtml. [GC97] Lee Garber and David Clark. Fowler:1999:N News briefs: Judge rejects US restrictions on export of [Fow99] Dennis Fowler. Netnews. net- encryption; Intel, HP unveil Worker, 3(2):7–11, June 1999. Merced chip; Java wars heat ISSN 1091-3556. URL http:/ up; AOL acquires CompuServe /delivery.acm.org/10.1145/ subscribers; confusion in the 310000/302501/p7-fowler.pdf. DVD marketplace; ‘amazing grace’ heads to sea; PC firms Flautner:2000:TLP back down on convergence; busi- ness use will drive Internet [FURM00a] Kriszti´an Flautner, Rich Uh- growth; company offers $1- lig, Steve Reinhardt, and Trevor million prize for hackers. Com- Mudge. Thread level par- puter, 30(11):22–25, Novem- allelism and interactive per- ber 1997. CODEN CPTRB4. formance of desktop applica- ISSN 0018-9162 (print), 1558- tions. ACM SIGPLAN No- 0814 (electronic). URL http:// tices, 35(11):129–138, Novem- pdf.computer.org/co/books/ ber 2000. CODEN SINODQ. co1997/pdf/ry022.pdf. ISBN 1-58113-317-0. ISSN 0362-1340 (print), 1523-2867 (print), 1558-1160 (electronic). Grun:2000:MAC URL http://delivery.acm. org/10.1145/360000/357001/ [GDN00] Peter Grun, Nikil Dutt, and p129-flautner.pdf. Alex Nicolau. Memory aware compilation through accurate Flautner:2000:TLPb timing extraction. In ACM, editor, Proceedings 2000: De- [FURM00b] Kriszti´an Flautner, Rich Uh- sign Automation Conference, lig, Steve Reinhardt, and Trevor 37th, Los Angeles Conven- Mudge. Thread level par- tion Center, Los Angeles, CA, allelism and interactive per- June 5–9, 2000, pages 316–321. formance of desktop applica- ACM Press, New York, NY, tions. ACM SIGPLAN No- USA, 2000. ISBN 1-58113-187- tices, 35(11):129–138, Novem- 9, 1-58131-897-9, 0-7803-6315- ber 2000. CODEN SINODQ. 9 (casebound), 0-7803-6316- ISBN 1-58113-317-0. ISSN 7 (microfiche). LCCN ???? 0362-1340 (print), 1523-2867 URL http://delivery.acm. (print), 1558-1160 (electronic). org/10.1145/340000/337428/ URL http://delivery.acm. p316-grun.pdf. IEEE catalog org/10.1145/360000/357001/ number 00CH37106. ACM order p129-flautner.pdf. number 477000. REFERENCES 37

Geary:2006:KGC 37(1):63–69, January 2000. CO- DEN IEESAM. ISSN 0018-9235 [Gea06] Steve Geary. Keynote—Gelato: (print), 1939-9340 (electronic). A call to arms. In Anonymous [Ano06], page ?? ISBN ???? Geppert:2001:SIP LCCN ???? URL http://www. [Gep01] Linda Geppert. Semicon- ice.gelato.org/; http:// ductors: The Itanium plat- www.ice.gelato.org/about/ form lands its first comput- oct06_presentations.php. ing systems. IEEE Spec- Gschwind:2000:BTA trum, 38(7):28–29, July 2001. CODEN IEESAM. ISSN [GEAS00] Michael Gschwind, Kemal 0018-9235 (print), 1939-9340 Ebcio˘glu, Erik Altman, and (electronic). URL http:// Sumedh Sathaye. Binary trans- sphinx4.ieee.org/spectrum/ lation and architecture con- jul01/departments/nitan.html; vergence issues for IBM Sys- http://sphinx4.ieee.org/ tem/390. In Conference pro- spectrum/jul01/pdfs/departments/ ceedings of the 2000 Interna- news0701.pdf. tional Conference on Supercom- Greer:2001:SCI puting: Santa Fe, New Mex- ico, May 8–11, 2000 [ICS ’00], [GHH+01] Bruce Greer, John Harrison, pages 336–347. ACM Press, New Greg Henry, Wei Li, and Pe- York, NY, USA, 2000. ISBN ter Tang. Scientific computing 1-58113-270-0. LCCN ???? on the ItaniumTM processor. In URL http://delivery.acm. ACM [ACM01], page ?? ISBN org/10.1145/340000/335264/ 1-58113-293-X. LCCN ???? p336-gschwind.pdf. URL http://www.sc2001.org/ George:2006:PMI papers/pap.pap266.pdf. Greer:2002:SCI [Geo06] Jini Susan George. Per- formance monitoring on Ita- [GHH+02] Bruce Greer, John Harrison, nium: the PMU counter Greg Henry, et al. Scientific advantage. In Anonymous computing on the Itanium(R) [Ano06], page ?? ISBN ???? processor. Scientific Program- LCCN ???? URL http:/ ming, 10(4):329–337, 2002. CO- /www.ice.gelato.org/oct06/ DEN SCIPEV. ISSN 1058-9244 pres_pdf/gelato_ICE06oct_ (print), 1875-919X (electronic). caliper_george_hp.pdf. Gigante:2006:HPS Geppert:2000:DCT [Gig06] Mike Gigante. High-performance [Gep00] L. Geppert. Devices and cir- storage solutions on IA-64 cuits [technology 2000 analysis Linux. In Anonymous [Ano06], and forecast]. IEEE Spectrum, page ?? ISBN ???? LCCN REFERENCES 38

???? URL http://www. Gwennap:1997:IMI ice.gelato.org/; http:// www.ice.gelato.org/about/ [Gwe97] Linley Gwennap. Intel’s Merced oct06_presentations.php. and IA-64 technology and mar- ket forecast. MicroDesign Re- Gross:1998:IAP sources, Sebastopol, CA, USA, 1997. ISBN 1-885330-13-8. xiv [GO98] Thomas Gross and David R. + 96 pp. LCCN QA76.5 .G9524 O’Hallaron. iWarp: anatomy 1997. of a parallel computing system. MIT Press, Cambridge, MA, Gwennap:1999:IPI USA, 1998. ISBN 0-262-07183- 5. xxiv + 488 pp. LCCN [Gwe99a] Linley Gwennap. IA-64: a QA76.8.I93 G76 1998. parallel instruction set. Mi- croprocessor Report, 13(7):1, Gokhale:1996:DOO 6–11, May 31, 1999. ISSN 0899-9341. URL http://www. [Gok96] Vipin V. Gokhale. Design of cs.cmu.edu/afs/cs.cmu.edu/ the 64-bit option for the Or- academic/class/15740-f00/ acle7 relational database man- public/doc/discussions/uniprocessors/ agement system. Digital Tech- ia64/mpr_ia64_isa_may99.ps. nical Journal of Digital Equip- gz. ment Corporation, 8(4):76–??, ???? 1996. CODEN DTJOEL. Gwennap:1999:IDN ISSN 0898-901X. URL http: //www.digital.com:80/info/ [Gwe99b] Linley Gwennap. Intel dis- DTJO06/DTJO06AH.HTM; http: closes new IA-64 features. Mi- //www.digital.com:80/info/ croprocessor Report, 13(3):16– DTJO06/DTJO06HM.HTM; http: 19, March 8, 1999. ISSN //www.digital.com:80/info/ 0899-9341. URL http://www. DTJO06/DTJO06P8.PS; http: cs.cmu.edu/afs/cs.cmu.edu/ //www.digital.com:80/info/ academic/class/15740-f00/ DTJO06/DTJO06PF.PDF; http: public/doc/discussions/uniprocessors/ //www.digital.com:80/info/ ia64/mpr_ia64_regs_mar99. DTJO06/DTJO06SC.TXT. ps.gz. Grundy:2000:VOI Gwennap:1999:MSI [Gru00] Jim Grundy. Verified op- timizations for the Intel IA- [Gwe99c] Linley Gwennap. Merced shows 64 architecture. In Aagaard innovative design: Static, dy- and Harrison [AH00], pages namic elements work in synergy 215–232. ISBN 3-540-67863-8. with compiler. Microprocessor LCCN QA267.A1 L43 no.1869; Report, 13(13):1, 6–10, October QA76.9.A96 T655 200. 6, 1999. ISSN 0899-9341. REFERENCES 39

Gwennap:2000:III LCCN QA267.A1 L43 no.1869; QA76.9.A96 T655 200. [Gwe00a] Linley Gwennap. Intel’s Ita- nium and IA-64: technology Harrison:2003:FVS and market forecast. MicroDe- [Har03] John Harrison. Formal verifica- sign Resources, Sunnyvale, CA, tion of square root algorithms. USA, 2000. ISBN 1-885330-21-9. Formal Methods in System iii + 132 pp. LCCN QA76.8.I83 Design, 22(2):143–153, March G84 2000. 2003. CODEN FMSDE6. ISSN Gwennap:2000:LLI 0925-9856 (print), 1572-8102 (electronic). URL https://dl. [Gwe00b] Linley Gwennap. Linley on acm.org/doi/abs/10.1023/A: Linux: Intel’s Itanium on launch 1022973506233. pad. Linux Journal, 74:62–63, June 2000. CODEN LIJOFX. Hoflehner:2007:CCS ISSN 1075-3583 (print), 1938- [HDL+07] Gerolf F. Hoflehner, Dar- 3827 (electronic). URL http:// shan Desai, Daniel M. Lavery, noframes.linuxjournal.com/ Alexandru Nicolau, and Alexan- lj-issues/issue74/4019.html. der V. Veidenbaum. Com- Haavind:1997:PIP parative characterization of SPEC CPU2000 and CPU2006 [Haa97] Bob Haavind. Peek at IA-64, on Itanium(R) architecture. plus work-a-day embedded pro- ACM SIGMETRICS Perfor- cessors bow — first details of In- mance Evaluation Review,35 tel/H-P explicitly-parallel pro- (1):361–362, June 2007. CO- cessor revealed at Microproces- DEN ???? ISSN 0163-5999 sor Forum. Computer Design,36 (print), 1557-9484 (electronic). (12):64–69, ???? 1997. CODEN CMPDAM. ISSN 0010-4566. HP:2000:IAD Halfhill:1998:II [Hew00a] Hewlett–Packard Corporation, Rockville, MD 20850, USA. [Hal98] Tom R. Halfhill. Inside IA- IA-64 Architecture Disclosures, 64. Byte Magazine, 23(6):81– 2000. ?? pp. URL http://www. 88, June 1998. CODEN BYT- ia64.hp.com/infolibrary/whitepapers/ EDJ. ISSN 0360-5280 (print), ia64_arch_wp.pdf. 1082-7838 (electronic). HP:2000:OIA Harrison:2000:FVI [Hew00b] Hewlett–Packard Corporation, [Har00] John Harrison. Formal ver- Rockville, MD 20850, USA. ification of IA-64 division al- Overview of IA-64 Architec- gorithms. In Aagaard and ture, 2000. 10 pp. URL Harrison [AH00], pages 233– http://devresource.hp.com/ 251. ISBN 3-540-67863-8. STK/partner/ia64bkgnd.pdf. REFERENCES 40

This document is part of the Harrison:2000:HOM HP-UX 11.x Software Transition + Kit. [HKN 00] John Harrison, Ted Kubaska, Bob Norin, Shane Story, and HP:2001:HFV Ping Tak Peter Tang. Highly optimized mathematical func- [Hew01] Hewlett–Packard Company, Palo tions for the IA-64 archi- Alto, CA, USA. HP Fortran tectures. Technical report v2.5 for the Itanium Processor 245410-002, Intel Corporation, Family Release Note, 2001. 22 April 2000. URL ftp:// pp. URL http://docs.hp.com/ download.intel.com/design/ en/5969-7863/5969-7863.pdf. IA-64/Downloads/libm.pdf. Manufacturing Part Number: 5969-7863 0601. Hoflehner:2004:COT + Higginbotham:1986:AF [HKS 04] Gerolf Hoflehner, Knud Kirkegaard, Rod Skinner, Daniel Lav- [Hig86] T. F. Higginbotham. Another ery, Yong fong Lee, and Wei factor of (1031 1)/9. ACM Li. Compiler optimizations SIGNUM Newsletter− , 21(3):12, for transaction processing work- July 1986. CODEN SNEWD6. loads on Itanium Linux systems. ISSN 0163-5778 (print), 1558- In IEEE [IEE04], pages 294–303. 0237 (electronic). ISBN 0-7695-2126-6. ISSN 1072- 4451. LCCN QA76.9.A73. IEEE Henry:2000:CWW Computer Society Order Num- ber P2126. ACM Order Number [HKLS00] Dana S. Henry, Bradley C. 520040. Kuszmaul, Gabriel H. Loh, Harrison:1999:CTF and Rahul Sami. Circuits for wide-window superscalar pro- [HKST99] John Harrison, Ted Kubaska, cessors. ACM SIGARCH Com- Shane Story, and Ping Tak Peter puter Architecture News, 28(2): Tang. The computation of tran- 236–247, ???? 2000. CO- scendental functions on the IA- DEN CANED2. ISBN 1- 64 architecture. Intel Technology 58113-232-8. ISSN 0163-5964 Journal, (Q4):7, November 22, (print), 1943-5851 (electronic). 1999. URL http://developer. URL http://delivery.acm. intel.com/technology/itj/ org/10.1145/340000/339689/ q41999/articles/art_5.htm; p236-henry.pdf. Proceedings http://developer.intel.com/ of the 27th Annual International technology/itj/q41999/pdf/ Symposium on Computer Archi- transendental.pdf. tecture: June 12–14, 2000, Van- Huck:2000:IIA couver, British Columbia. ACM order number 415004. IEEE cat- [HMR+00] Jerry Huck, Dale Morris, alog number RS00201. Jonathan Ross, Allan Knies, REFERENCES 41

Hans Mulder, and Rumi Zahir. G-1 + H-1 + I-1 + R-22 + I- Introducing the IA-64 architec- 44 pp. LCCN QA76.9.A73 P377 ture. IEEE Micro, 20(5):12–23, 2003. US$89.95. URL http:// September/October 2000. CO- www.mkp.com/books_catalog/ DEN IEMIDZ. ISSN 0272-1732 catalog.asp?ISBN=1-55860- (print), 1937-4143 (electronic). 596-7; http://www.mkp.com/ URL http://dlib.computer. CA3. org/mi/books/mi2000/pdf/m5012. Hennessy:2003:PIA pdf; http://www.computer. org/micro/mi2000/m5012abs. [HP03b] John L. Hennessy and David A. htm. Patterson. Putting it all to- gether: The Intel IA-64 archi- Hudson:2001:CRG tecture and Itanium processor. [HMSW01] Richard L. Hudson, J. Eliot B. In Computer Architecture—A Moss, Sreenivas Subramoney, Quantitative Approach [HP03a], and Weldon Washburn. Cycles pages 351–362. ISBN 1-55860- to recycle: Garbage collection 596-7. LCCN QA76.9.A73 P377 on the IA-64. ACM SIGPLAN 2003. US$89.95. URL http:// Notices, 36(1):101–110, January www.mkp.com/books_catalog/ 2001. CODEN SINODQ. ISBN catalog.asp?ISBN=1-55860- 1-58113-263-8. ISSN 0362-1340 596-7; http://www.mkp.com/ (print), 1523-2867 (print), 1558- CA3. 1160 (electronic). Hennessy:2006:III Hammond:2001:NGI [HP06] John L. Hennessy and David A. Patterson. The Intel IA-64 and [HN01] Gary Hammond and Sam Itanium processor. In Com- Naffziger. Next generation TM puter Architecture: A Quan- Itanium processor overview. titative Approach [HPAD+06], World-Wide Web slide presen- pages G–32–G–43. ISBN 0-12- tation, August 27–30, 2001. 370490-1 (paperback). LCCN URL http://cpus.hp.com/ QA76.9.A73 P377 2006. URL technical_references/McK- http://www.loc.gov/catdir/ IDF-2001.pdf. enhancements/fy0665/2006024358- Hennessy:2003:CAQ d.html; http://www.loc. gov/catdir/toc/ecip0618/2006024358. [HP03a] John L. Hennessy and David A. html. Patterson. Computer Architec- Hennessy:2006:CAQ ture—A Quantitative Approach. Morgan Kaufmann Publishers, [HPAD+06] John L. Hennessy, David A. San Francisco, CA, USA, third Patterson, Andrea C. Arpaci- edition, 2003. ISBN 1-55860- Dusseau, et al. Computer 596-7. xxi + 883 + A-87 + B-42 Architecture: A Quantitative + C-1 + D-1 + E-1 + F-1 + Approach. Morgan Kauf- REFERENCES 42

mann Publishers, Boston, MA, CODEN LIJOFX. ISSN 1075- USA, fourth edition, 2006. 3583 (print), 1938-3827 (elec- ISBN 0-12-370490-1 (paper- tronic). back). ???? pp. LCCN QA76.9.A73 P377 2006. URL Hughes:2000:PUL http://www.loc.gov/catdir/ [Hug00b] Phil Hughes. From the pub- enhancements/fy0665/2006024358- lisher: UnixWare and Linux get d.html; http://www.loc. hitched. Linux Journal, 78: gov/catdir/toc/ecip0618/2006024358. ??, October 2000. CODEN LI- html. JOFX. ISSN 1075-3583 (print), Heil:1999:IBP 1938-3827 (electronic).

[HSS99] Timothy H. Heil, Zak Smith, Hung:2006:HPH and J. E. Smith. Improving [Hun06] Terence Hung. Host presentation— branch predictors by correlating HPC and Grid R&D activities at on data values. In Proceedings: IHPC. In Anonymous [Ano06], 32nd Annual International Sym- page ?? ISBN ???? LCCN posium on Microarchitecture: ???? URL http://www.ice. Haifa, Israel, November 16–18, gelato.org/oct06/pres_pdf/ 1999. IEEE Computer Society gelato_ICE06oct_ihpc_hung_ Press, 1109 Spring Street, Suite ihpc.pdf. 300, Silver Spring, MD 20910, USA, 1999. ISBN 0-7695-0437- IBM:2000:MCC X. LCCN QA76.6.I5736 1999. [IBM00] IBM. Migrating C and C++ ap- URL http://delivery.acm. plications to AIX 5L on IA-64. org/10.1145/330000/320086/ World-Wide Web document., p28-heil.pdf. IEEE Computer Society order number PR00437. October 3, 2000. URL http:// www-1.ibm.com/servers/aix/ Huang:2006:CLK itanium/devtools/migratingcandc+ +.pdf. [Hua06] Feilong Huang. Compiling the Linux kernel with the In- IEEE:1997:HCI tel compiler. In Anonymous [IEE97] IEEE, editor. Hot Chips IX: [Ano06], page ?? ISBN ???? Stanford University, Stanford, LCCN ???? URL http://www. California, August 24–26, 1997. ice.gelato.org/; http:// IEEE Computer Society Press, www.ice.gelato.org/about/ 1109 Spring Street, Suite 300, . oct06_presentations.php Silver Spring, MD 20910, USA, Hughes:2000:PJ 1997. ISBN ???? LCCN ???? IEEE:1999:HCS [Hug00a] Phil Hughes. From the pub- lisher: January 2000. Linux [IEE99] IEEE, editor. Hot Chips 11: Journal, 69:??, January 2000. Stanford University, Stanford, REFERENCES 43

California, August 15–17, 1999. Spring, MD 20910, USA, 2003. IEEE Computer Society Press, ISBN 0-7695-1913-X. LCCN 1109 Spring Street, Suite 300, ???? ACM Order No. 530033. Silver Spring, MD 20910, USA, IEEE:2004:PIS 1999. ISBN ???? LCCN ???? URL http://www.hotchips. [IEE04] IEEE, editor. Proceedings: 37th org/hotc11_index.html. International Symposium on Microarchitecture, MICRO-37: IEEE:2000:HCS 4–8 December 2004, Portland, [IEE00] IEEE, editor. Hot Chips 12: Oregon. IEEE Computer Soci- Stanford University, Stanford, ety Press, 1109 Spring Street, California, August 13–15, 2000. Suite 300, Silver Spring, MD IEEE Computer Society Press, 20910, USA, 2004. ISBN 0-7695- 1109 Spring Street, Suite 300, 2126-6. ISSN 1072-4451. LCCN Silver Spring, MD 20910, USA, QA76.9.A73. IEEE Computer 2000. ISBN ???? LCCN Society Order Number P2126. ???? URL http://www. ACM Order Number 520040. hotchips.org/index12.html. IEEE:2005:PIS IEEE:2002:IIS [IEE05] IEEE, editor. Proceedings of the 17th IEEE Symposium on Com- [IEE02] IEEE, editor. IEEE Interna- puter Arithmetic, ARITH-17, tional Solid-State Circuits Con- June 27–29, 2005, Cape Cod, ference (ISSCC 2002), February Massachusetts, USA. IEEE 4–6, 2002, San Francisco Mar- Computer Society Press, 1109 riott Hotel, San Francisco, CA, Spring Street, Suite 300, Silver USA. IEEE Computer Society Spring, MD 20910, USA, 2005. Press, 1109 Spring Street, Suite ISBN ???? LCCN ???? 300, Silver Spring, MD 20910, USA, 2002. ISBN ???? ISSN Inagaki:2003:IPS 0743-1686. LCCN ???? URL [IKN03] Tatsushi Inagaki, Hideaki Ko- http://www.sscs.org/isscc/. matsu, and Toshio Nakatani. In- IEEE:2003:PCI tegrated prepass scheduling for a Java Just-In-Time compiler on [IEE03] IEEE, editor. Proceedings of the IA-64 architecture. In IEEE the 2003 CGO: the International [IEE03], pages 159–168. ISBN 0- Symposium on Code Generation 7695-1913-X. LCCN ???? ACM and Optimization; March 23– Order No. 530033. 26, 2003, Fisherman’s Wharf, Intel:1999:IAD San Francisco, CA, with special emphasis on feedback-directed [Int99] Intel Corporation. IA-64 Ap- and runtime optimization. IEEE plication Developer’s Architec- Computer Society Press, 1109 ture Guide. Intel Corporation, Spring Street, Suite 300, Silver Santa Clara, CA, USA, May REFERENCES 44

1999. ISBN ???? 476 pp. LCCN torial for hardware, OS, and ???? URL http://developer. application developers. Tech- intel.com/design/ia-64/downloads/ nical report, Intel Corpora- ADAG.pdf. tion, Santa Clara, CA, USA, 2000. URL http://developer. Intel:2000:AIC intel.com/design/ia-64/archSysSoftware/ [Int00a] Intel Corporation. The ad- . vantages of IA-64 for cache Intel:2000:IIAa server software information for software developers and [Int00e] Intel Corporation. Intel IA- IT managers. Technical re- 64 Architecture Software Devel- port, Intel Corporation, Santa oper’s Manual: Volume 1: IA- Clara, CA, USA, 2000. 5 64 Application Architecture. In- pp. URL http://developer. tel Corporation, Santa Clara, intel.com/design/ia-64/downloads/ CA, USA, January 2000. ISBN ia-64_cache2.htm. ???? 216 pp. LCCN Intel:2000:DIG ???? URL http://developer. intel.com/design/ia-64/downloads/ [Int00b] Intel Corporation. Developer’s 245317.htm. interface guide for IA-64 servers. Technical report, Intel Corpo- Intel:2000:IIAb ration, Santa Clara, CA, USA, [Int00f] Intel Corporation. Intel IA- 2000. URL http://developer. 64 Architecture Software Devel- intel.com/design/servers/ oper’s Manual: Volume 2: IA- dev_guides/content/doc_lib/ 64 System Architecture. In- index.htm. This document is tel Corporation, Santa Clara, a directory of pointers to white CA, USA, January 2000. ISBN papers on the DIG-64 (Devel- ???? 536 pp. LCCN oper’s Interface Guide) specifi- ???? URL http://developer. cations. intel.com/design/ia-64/downloads/ Intel:2000:ISAa 245318.htm. [Int00c] Intel Corporation. IA-64 Sys- Intel:2000:IIAc tem Abstraction Layer (SAL) Specification. Intel Corporation, [Int00g] Intel Corporation. Intel IA- Santa Clara, CA, USA, July 64 Architecture Software Devel- 2000. ISBN ???? 120 pp. LCCN oper’s Manual: Volume 3: In- ???? URL http://developer. struction Set Reference. In- intel.com/design/ia-64/downloads/ tel Corporation, Santa Clara, 24535902.htm. CA, USA, January 2000. ISBN Intel:2000:ISAb ???? 926 pp. LCCN ???? URL http://developer. [Int00d] Intel Corporation. The IA- intel.com/design/ia-64/downloads/ 64 system architecture: Tu- 245319.htm. REFERENCES 45

Intel:2000:IIAd Intel:2000:IPMa

[Int00h] Intel Corporation. Intel IA- [Int00l] Intel Corporation. Itanium Pro- 64 Architecture Software Devel- cessor Microarchitecture Ref- oper’s Manual: Volume 4: Ita- erence for Software Optimiza- nium Processor Programmer’s tion. Intel Corporation, Santa Guide. Intel Corporation, Santa Clara, CA, USA, March 2000. Clara, CA, USA, January 2000. ISBN ???? 32 pp. LCCN ISBN ???? 76 pp. LCCN ???? URL http://developer. ???? URL http://developer. intel.com/design/ia-64/downloads/ intel.com/design/ia-64/downloads/ 245473.htm. 245320.htm. Intel:2000:IPMb Intel:2000:IIP

[Int00i] Intel Corporation. Intel Ita- [Int00m] Intel Corporation. Itanium Pro- nium processor: High perfor- cessor Microarchitecture Ref- mance on security algorithms erence for Software Optimiza- (RSA decryption kernel). Tech- tion. Intel Corporation, Santa nical report, Intel Corporation, Clara, CA, USA, August 2000. Santa Clara, CA, USA, 2000. 8 ISBN ???? 34 pp. LCCN pp. URL http://developer. ???? URL http://developer. intel.com/design/ia-64/downloads/ intel.com/design/ia-64/downloads/ itaniumssl_seg_103.htm. 245474.htm.

Intel:2000:IBL Doshi:2000:IPP

[Int00j] Intel Corporation. Itanium- [Int00n] Intel Corporation. Itanium pro- Based Linux Developer’s Kit. In- cessor program update. Tech- tel Corporation, Santa Clara, nical report, Intel Corpora- CA, USA, 2000. ISBN tion, Santa Clara, CA, USA, ???? ???? pp. LCCN 2000. URL http://developer. ???? URL http://developer. intel.com/design/ia-64/IDFprogram_ intel.com/design/ia-64/linux. progress/. htm. Intel:2000:IPF Intel:2003:DSR

[Int00k] Intel Corporation, Santa Clara, [Int03a] Intel. Divide, square root, CA, USA. Itanium Pro- and remainder algorithms for cessor Floating-point Software the Itanium architecture. In- Assistance and Floating-point tel Software Development Prod- Exception Handling, January ucts, December 18, 2003. 2000. URL http://cache-www. URL http://www.intel.com/ intel.com/cd/00/00/21/92/ cd/software/products/asmo- 219290_fpswa_software.pdf. na/eng/219863.htm. REFERENCES 46

Intel:2003:NID Johnson:2006:SLO

[Int03b] Intel. Non-IEEE division, [Joh06a] Doug Johnson. Storage lay- square root, reciprocal, and re- out optimizations to improve ciprocal square root algorithms parallel distributed filesystem for the Intel Itanium architec- performance. In Anonymous ture. Intel Software Develop- [Ano06], page ?? ISBN ???? ment Products, December 18, LCCN ???? URL http://www. 2003. URL http://www.intel. ice.gelato.org/; http:// com/cd/software/products/ www.ice.gelato.org/about/ asmo-na/eng/219864.htm. oct06_presentations.php. Johnsson:2006:EIC Jarp:1999:IAD [Joh06b] Lennart Johnsson. Experi- [Jar99] Sverre Jarp. IA-64 architecture: ences with Itanium clusters A detailed tutorial. World-Wide in Grids. In Anonymous Web slide presentation, Novem- [Ano06], page ?? ISBN ???? ber 1999. URL http://sverre. LCCN ???? URL http:/ home.cern.ch/sverre/IA64_ /www.ice.gelato.org/oct06/ 1.pdf. pres_pdf/gelato_ICE06oct_ clustergrid_johnsson_uhouston. Jarp:2001:OIP pdf. [Jar01] Sverre Jarp. Optimizing IA-64 Josephson:2002:DMM performance. Dr. Dobb’s Jour- [JPG02] Don Douglas Josephson, Steve nal of Software Tools, 26(7):21– Poehlman, and Vincent Go- 22, 24, 26, July 2001. CO- van. Debug methodology for the DEN DDJOEB. ISSN 1044- McKinley processor. In IEEE 789X. URL http://www.ddj. [IEE02], pages 451–460. ISBN com/ftp/2001/2001_07/ia64. ???? ISSN 0743-1686. LCCN txt; http://www.ddj.com/ ???? URL http://cpus.hp. ftp/2001/2001_07/ia64.zip. com/technical_references/ Johnson:2002:OIB itc_2001/debug_paper.pdf. Josephson:2002:TMMa [JM02] Teresa Johnson and Nathaniel McIntosh. Optimizing Itanium- [JPGM02a] Doug Josephson, Steve Poehlman, based applications. Techni- Vincent Govan, and Clint Mum- cal report, Hewlett–Packard ford. Test methodology for the Corporation, Palo Alto, CA, McKinley processor. In IEEE USA, 2002. URL http:/ [IEE02], pages 578–585. ISBN /h21007.www2.hp.com/dspp/ ???? ISSN 0743-1686. LCCN tech/tech_TechDocumentDetailPage_ ???? URL http://cpus.hp. IDX/1,1701,3207,00.html.Ver- com/technical_references/ sion 1.3. itc_2001/test_paper.pdf. REFERENCES 47

Josephson:2002:TMMb Karger:2007:PSL

[JPGM02b] Doug Josephson, Steve Poehlman, [Kar07] Paul A. Karger. Performance Vincent Govan, and Clint Mum- and security lessons learned ford. Test methodology for the from virtualizing the Alpha pro- McKinley processor. World- cessor. ACM SIGARCH Com- Wide Web slide presentation, puter Architecture News, 35(2): 2002. URL http://cpus.hp. 392–401, May 2007. CODEN com/technical_references/ CANED2. ISSN 0163-5964 itc_2001/test_slides.pdf. (print), 1943-5851 (electronic).

Jacobowitz:1998:LE Kennedy:1997:NPC

+ [JR98] Norman M. Jacobowitz and [KBC 97] Ken Kennedy, Charles F. Ben- Eric S. Raymond. Linux Expo der, John W. D. Connolly, 1998. Linux Journal, 52:??, Au- John L. Hennessy, Mary K. gust 1998. CODEN LIJOFX. Vernon, and Larry Smarr. A ISSN 1075-3583 (print), 1938- nationwide parallel comput- 3827 (electronic). ing environment. Communi- cations of the ACM, 40(11): Jurga:2006:PEP 62–72, November 1997. CO- DEN CACMA2. ISSN 0001- [Jur06] Ryszard Erazm Jurga. Prac- 0782 (print), 1557-7317 (elec- tical experience with perfor- tronic). URL http://www. mance monitors on Xeon and acm.org:80/pubs/citations/ Itanium. In Anonymous journals/cacm/1997-40-11/ [Ano06], page ?? ISBN ???? p62-kennedy/. LCCN ???? URL http:/ /www.ice.gelato.org/oct06/ Knies:1999:TIA pres_pdf/gelato_ICE06oct_ [KFL99] Allan Knies, Jesse Fang, and pmuexperience_jurga_cern. Wei Li. Tutorial: IA64 archi- pdf. tecture and compilers. In IEEE Konagaya:2006:PSS [IEE99], page ?? ISBN ???? LCCN ???? URL http://www. [KA06] Akihiko Konagaya and Ryuzo hotchips.org/hotc11_index. Azuma. Particle simulation for html. subcellular dynamics and local- Kondo:2001:OIS ization of biological molecules. In Anonymous [Ano06], page ?? [KI01] T. Kondo and Y. Ito. Overview ISBN ???? LCCN ???? of Itanium 16way server “AzusA”. URL http://www.ice.gelato. NEC Technical Journal = NEC org/oct06/pres_pdf/gelato_ giho, 54(10):13–14, 2001. CO- ICE06oct_partsim_konagaya_ DEN NECGEZ. ISSN 0285- riken.pdf. 4139. REFERENCES 48

Koren:1999:ISC org/micro/mi2000/m6060abs. htm. [KK99] Israel Koren and Peter Ko- Kawahito:2006:ESE rnerup, editors. 14th IEEE Symposium on Computer Arith- [KKN06] Motohiro Kawahito, Hideaki metic: proceedings: April Komatsu, and Toshio Nakatani. 14–16, 1999, Adelaide, Aus- Effective sign extension elimi- tralia. IEEE Computer Soci- nation for Java. ACM Trans- ety Press, 1109 Spring Street, actions on Programming Lan- Suite 300, Silver Spring, MD guages and Systems, 28(1):106– 20910, USA, 1999. ISBN 133, January 2006. CODEN 0-7803-5609-8, 0-7695-0116-8, ATPSDT. ISSN 0164-0925 0-7695-0118-4. ISSN 1063- (print), 1558-4593 (electronic). 6889. LCCN QA76.6 .S887 1999. URL http://computer. Kimura:2001:MSI org/conferen/home/arith/; [KNH+01] K. Kimura, K. Naitoh, K. Hi- http://www.ecs.umass.edu/ rata, et al. Middle software on ece/arith14/program.html. Itanium. NEC Technical Jour- IEEE Computer Society Or- nal = NEC giho, 54(10):56–59, der Number PR00116. IEEE 2001. CODEN NECGEZ. ISSN Order Plan Catalog Number 0285-4139. 99CB36336. Knies:1999:IAB Kennai:2001:WAI [Kni99a] Allan Knies. IA-64 architecture + [KKH 01] E. Kennai, H. Kawashima, Hagi- basics/introduction. In IEEE wara, Y., et al. Windows OS and [IEE99], page ?? ISBN ???? applications for Itanium. NEC LCCN ???? URL http://www. Technical Journal = NEC giho, hotchips.org/hotc11_index. 54(10):48–51, 2001. CODEN html. NECGEZ. ISSN 0285-4139. Knies:1999:OTU Krishnaiyer:2000:AOI [Kni99b] Allan Knies. Optimization tech- [KKL+00] Rakesh Krishnaiyer, Dattatraya niques/using IA-64 features. In Kulkarni, Daniel Lavery, Wei Li, IEEE [IEE99], page ?? ISBN Chu cheow Lim, John Ng, and ???? LCCN ???? URL http: David Sehr. An advanced op- //www.hotchips.org/hotc11_ timizer for the IA-64 architec- index.html. ture. IEEE Micro, 20(6):60–68, Kobayashi:2001:RSI November/December 2000. CO- DEN IEMIDZ. ISSN 0272-1732 [Kob01] K. Kobayashi. Remarks for (print), 1937-4143 (electronic). special issue on Itanium-based URL http://dlib.computer. server and workstation prod- org/mi/books/mi2000/pdf/m6060. ucts. NEC Technical Journal pdf; http://www.computer. = NEC giho, 54(10):1–2, 2001. REFERENCES 49

CODEN NECGEZ. ISSN 0285- Kroll:2000:RCA 4139. [Kro00a] Jason Kroll. 1999 readers’ choice Krause:1998:UM awards: You voted, we counted — here are the results. Linux [Kra98] Jason Krause. Unixes for Journal, 69:??, January 2000. Merced. Byte Magazine,23 CODEN LIJOFX. ISSN 1075- (5):25–26, May 1998. CO- 3583 (print), 1938-3827 (elec- DEN BYTEDJ. ISSN 0360-5280 tronic). (print), 1082-7838 (electronic). Kroll:2000:NOS Kreinovich:2001:INB [Kro00b] Jason Kroll. Netwinder office server. Linux Journal, 72:??, [Kre01a] Vladik Kreinovich. Itanium’s April 2000. CODEN LIJOFX. new basic operation of fused ISSN 1075-3583 (print), 1938- multiply-add: Theoretical ex- 3827 (electronic). planation and theoretical chal- lenge. ACM SIGACT News,32 Kulkarni:2006:SCS (1):115–117, 2001. URL http: [Kul06] Pankaj Kulkarni. S7 case //www.cs.utep.edu/vladik/ study: Porting 2 million lines 2000/tr00-42.pdf; http: of C++ code to HP-UX Ita- //www.cs.utep.edu/vladik/ nium. In Anonymous [Ano06], 2000/tr00-42.ps.gz. page ?? ISBN ???? LCCN ???? Krewell:2001:IRI URL http://www.ice.gelato. org/oct06/pres_pdf/gelato_ [Kre01b] Kevin Krewell. Intel raises the ICE06oct_s7study_kulkarni_ Itanium: First IA-64 proces- s7softwaresolutions.pdf. sor released at 733MHz and Kraemer:2001:SCV 800MHz. Microprocessor Re- port, ??(??):??, June 11, 2001. [KvG01] W. Kr¨amer and J¨urgen Wolff ISSN 0899-9341. URL http: von Gudenberg, editors. Sci- //www.mdronline.com/mpr/h/ entific Computing, Validated 2001/0611/152401.html. Numerics, Interval Methods. Kluwer Academic Publishers Kroll:1999:VLW Group, Norwell, MA, USA, and Dordrecht, The Nether- [Kro99] Jason Kroll. VA Linux worksta- lands, 2001. ISBN 0-306-46706- tion VArStation XMP. Linux 2. LCCN ???? 09.00 EUR / Journal, 67:??, November 1999. 95.00 USD / 66.50 GBP. URL CODEN LIJOFX. ISSN http://www.wkap.nl/prod/b/ 1075-3583 (print), 1938-3827 0-306-46706-2. Scan 2000, the (electronic). URL http:// GAMM–IMACS International noframes.linuxjournal.com/ Symposium on Scientific Com- lj-issues/issue67/3653.html. puting, Computer Arithmetic, REFERENCES 50

and Validated Numerics and In- Lin:2003:SRP terval 2000, the International Conference on Interval Meth- [LCHY03] Jin Lin, Tong Chen, Wei-Chung ods in Science and Engineering Hsu, and Pen-Chung Yew. Spec- were jointly held in Karlsruhe, ulative register promotion us- September 19–22, 2000. ing advanced load address ta- ble (ALAT). In IEEE [IEE03], Kastner:2001:IBI pages 125–134. ISBN 0-7695- 1913-X. LCCN ???? ACM Or- [KW01] Daniel K¨astner and Sebastian der No. 530033. Winkel. ILP-based instruction scheduling for IA-64. ACM Lee:2006:HPN SIGPLAN Notices, 36(8):145– 154, August 2001. CODEN [Lee06] Hing Yan Lee. Host presentation— SINODQ. ISSN 0362-1340 National Grid Office in Singa- (print), 1523-2867 (print), 1558- pore. In Anonymous [Ano06], 1160 (electronic). page ?? ISBN ???? LCCN ???? URL http://www.ice.gelato. Lau:2006:IPR org/oct06/pres_pdf/gelato_ ICE06oct_ngo_lee_ngo.pdf. [Lau06] Jon Lau. Itanium projects: From R&D to industry. In Lehrbaum:2000:ESNa Anonymous [Ano06], page ?? ISBN ???? LCCN ???? [Leh00a] Rick Lehrbaum. Embedded sys- tems news briefs. Linux Journal, URL http://www.ice.gelato. org/oct06/pres_pdf/gelato_ 71:??, March 2000. CODEN LI- JOFX. ISSN 1075-3583 (print), ICE06oct_projects_lau_ngo. pdf. 1938-3827 (electronic). Larin:1999:CDC Lehrbaum:2000:ESNc

[LC99] S. Y. Larin and T. M. Conte. [Leh00b] Rick Lehrbaum. Embedded sys- Compiler-driven cached code tems news briefs. Linux Journal, compression schemes for embed- 73:??, May 2000. CODEN LI- ded ILP processors. In Proceed- JOFX. ISSN 1075-3583 (print), ings: 32nd Annual International 1938-3827 (electronic). Symposium on Microarchitec- Lewis:1999:BCFb ture: Haifa, Israel, November 16–18, 1999, pages 82–92. IEEE [Lew99] Ted Lewis. Binary critic: Computer Society Press, 1109 Fast, expensive, and horri- Spring Street, Suite 300, Silver bly complex. Computer,32 Spring, MD 20910, USA, 1999. (9):120, 118–119, September ISBN 0-7695-0437-X. LCCN 1999. CODEN CPTRB4. ISSN QA76.6.I5736 1999. URL http: 0018-9162 (print), 1558-0814 //ieeexplore.ieee.org/iel5/ (electronic). URL http:// 6577/17552/00809446.pdf. developer.intel.com/design/ REFERENCES 51

ia64/index.htm; http:// Li:2001:LLF dlib.computer.org/co/books/ co1999/pdf/r9120.pdf. [LMOT01] Ren-Cang Li, Peter Markstein, Jon P. Okada, and James W. Li:2001:CIA Thomas. The libm library and floating-point arithmetic for [Li01] Wei Li. Compiling for Ita- HP-UX on Itanium. Technical nium architecture: Triumphs report, Hewlett–Packard Cor- and challenges. Technical re- poration, Palo Alto, CA, USA, port, Hewlett–Packard Corpo- April 2001. ?? pp. URL http: ration, Palo Alto, CA, USA, //h21007.www2.hp.com/dspp/ 2001. URL http://systems. ddl/ddl_Download_File_TRX/ cs.colorado.edu/EPIC1/. 1,1249,942,00.pdf; http: //h21007.www2.hp.com/dspp/ Liu:2006:UOP tech/tech_TechDocumentDetailPage_ [Liu06] Shin-Ming Liu. Update on IDX/1,1701,981,00.html. the Osprey Project, the alter- Li:2002:LLF native GCC backend for Ita- nium. In Anonymous [Ano06], [LMOT02] Ren-Cang Li, Peter Markstein, page ?? ISBN ???? LCCN ???? Jon P. Okada, and James W. URL http://www.ice.gelato. Thomas. The libm library org/oct06/pres_pdf/gelato_ and floating-point arithmetic for ICE06oct_osprey_liu_hp.pdf. HP-UX on Itanium-2. Technical report, Hewlett–Packard Corpo- Launchbury:1999:EMD ration, Palo Alto, CA, USA, 2002. ?? pp. URL ????. [LLC99] John Launchbury, Jeffrey R. Lewis, and Byron Cook. On Lucco:2000:SSD embedding a microarchitec- tural design language within [Luc00] Steven Lucco. Split-stream Haskell. In Proceedings of dictionary program compres- the ACM SIGPLAN inter- sion. ACM SIGPLAN No- national conference on func- tices, 35(5):27–34, May 2000. tional programming (ICFP ’99), CODEN SINODQ. ISSN Paris, France, September 27– 0362-1340 (print), 1523-2867 29, 1999, volume 34(9) of ACM (print), 1558-1160 (electronic). SIGPLAN Notices, pages 60– URL http://delivery.acm. 69. ACM Press, New York, org/10.1145/350000/349307/ NY, USA, September 1999. p27-lucco.pdf; http://www. ISBN 1-58113-111-9. LCCN acm.org/pubs/articles/proceedings/ QA76.7 .A1095 v.34 no.9 1999. pldi/349299/p27-lucco/p27- URL http://delivery.acm. lucco.pdf; http://www.acm. org/10.1145/320000/317784/ org/pubs/citations/proceedings/ p60-launchbury.pdf. pldi/349299/p27-lucco/. REFERENCES 52

Markstein:2000:IEF In ????, editor, Proceedings of the 4th Workshop on Explic- [Mar00] Peter Markstein. IA-64 and El- itly Parallel Instruction Com- ementary Functions: Speed and puting. March, 2005., page ?? Precision. Hewlett–Packard pro- ????, ????, 2004. ISBN ???? fessional books. Prentice-Hall, LCCN ???? URL http:/ Upper Saddle River, NJ 07458, /rogue.colorado.edu/draco/ USA, 2000. ISBN 0-13-018348- abstract.php?pub=epic05-ilp. 2. xix + 298 pp. LCCN pub&paper_dir=papers; http: QA76.9.A73 M365 2000. URL //rogue.colorado.edu/draco/ http://www.markstein.org/. papers/epic05-ilp.pdf; http: Markstein:2003:FQP //rogue.colorado.edu/draco/ papers/epic05-ilp.ps. [Mar03a] Peter Markstein. A fast quad precision elementary function li- McNairy:2005:MDC brary for Itanium. In Anony- [MB05] Cameron McNairy and Ro- mous [Ano03], pages 5–12. ISBN hit Bhatia. Montecito: A ???? LCCN ???? dual-core, dual-thread Itanium Martin:2003:ERG processor. IEEE Micro,25 (2):10–20, March/April 2005. [M¨ar03b] Christian M¨artin. Einf¨uhrung CODEN IEMIDZ. ISSN in die Rechnerarchitektur. (Ger- 0272-1732 (print), 1937-4143 man) [Introduction to Computer (electronic). URL http: Architecture]. Carl Hanser, //csdl.computer.org/comp/ M¨unchen, Germany, 2003. ISBN mags/mi/2005/02/m2010abs. 3-446-22242-1. 170 pp. LCCN htm; http://csdl.computer. ???? 14,90 Eur[D]; 15,40 org/dl/mags/mi/2005/02/m2010. Eur[A]; 23,30 sFr. Includes CD- pdf. ROM. Markstein:2005:FSM Mouli:2007:FF [Mar05] Peter Markstein. A fast-start [MC07] C. Mouli and W. Carriker. Fu- method for computing the in- ture fab. IEEE Spectrum,44 verse tangent. In IEEE [IEE05], (3):38–43, March 2007. CO- page ?? ISBN ???? LCCN ???? DEN IEESAM. ISSN 0018-9235 URL http://arith17.polito. (print), 1939-9340 (electronic). it/final/paper-112.pdf. McNairy:2006:BII Vachharajani:2004:FPF [McN06a] Cameron McNairy. Ba- [Mat04] Manish Vachharajani. Matthew sic Intel Itanium architec- Iyer, Chinmay Ashok, Josh ture. In Anonymous [Ano06], Stone, Neil Vachharajani, Daniel page ?? ISBN ???? LCCN A. Connors. Finding paral- ???? URL http://www. lelism for future EPIC machines. ice.gelato.org/; http:// REFERENCES 53

www.ice.gelato.org/about/ and L. McQuiddy. Methodol- oct06_presentations.php. ogy for repeater insertion man- agement in the RTL, layout McNairy:2006:HTD floorplan and fullchip timing [McN06b] Cameron McNairy. Hyper- databases of the Itanium micro- threading on dual-core Intel Ita- processor. In ACM [ACM00], nium 2 processors. In Anony- pages 99–104. mous [Ano06], page ?? ISBN Moore:1965:CMC ???? LCCN ???? URL http://www.ice.gelato.org/ [Moo65] Gordon E. Moore. Cramming ; http://www.ice.gelato. more components onto inte- org/about/oct06_presentations. grated circuits. Electronics,38 php. (8):114–117, 1965. URL http:/ /www.intel.com/technology/ Mosberger:2002:ILK mooreslaw/index.htm. [ME02] David Mosberger and St´ephane Moore:2006:OSI Eranian. IA-64 Linux ker- nel: design and implementa- [Moo06] Eric W. Moore. Optimizing tion. Hewlett–Packard pro- software for Intel Itanium ar- fessional books. Prentice-Hall chitecture with Intel compil- PTR, Upper Saddle River, NJ ers. In Anonymous [Ano06], 07458, USA, 2002. ISBN 0- page ?? ISBN ???? LCCN 13-061014-3. 559 (est.) pp. ???? URL http://www. LCCN QA76.9.A73 M67 2002. ice.gelato.org/; http:// US$59.99. www.ice.gelato.org/about/ oct06_presentations.php. Mackin:2007:MSP Manson:2001:CSM [MHTH07] J. C. Mackin, Mike Hotek, To- bias Thernstr¨om, and Shannon [MP01] Jeremy Manson and William Horn. MCITP self-paced train- Pugh. Core semantics of mul- ing kit (Exam 70-443): design- tithreaded Java. In ISCOPE ing a database server infrastruc- Conference on ACM 2001 Java ture using Microsoft SQL Server Grande, pages 29–38. ACM 2005. Microsoft Press, Bellevue, Press, New York, NY, USA, WA, USA, 2007. ISBN 0-7356- 2001. CODEN NECGEZ. ISBN 2173-X. xxxii + 708 pp. LCCN 1-58113-359-6. ISSN 0285-4139. QA76.3 .M3224 2007. URL LCCN ???? URL http:/ http://www.loc.gov/catdir/ /delivery.acm.org/10.1145/ toc/fy0711/2006932079.html. 380000/376806/p29-manson. pdf. McInerney:2000:MRI McNairy:2003:IPM [MLH+00] R. McInerney, K. Leeper, T. Hill, H. Chan, B. Basaran, [MS03] Cameron McNairy and Don REFERENCES 54

Soltis. Itanium 2 processor mi- Sohi, editor, 25 years of the In- croarchitecture. IEEE Micro, ternational Symposia on Com- 23(2):44–55, March/April 2003. puter Architecture (selected CODEN IEMIDZ. ISSN 0272- papers), pages 77–79. ACM 1732 (print), 1937-4143 (elec- Press, New York, NY, USA, tronic). URL http://dlib. 1998. ISBN 1-58113-058-9. computer.org/mi/books/mi2003/ LCCN QA76.9.A73 S944 1998. pdf/m2044.pdf; http://www. URL http://delivery.acm. computer.org/micro/mi2003/ org/10.1145/290000/285960/ m2044abs.htm. p77-hwu.pdf. Mikayama:2001:ISR Nance:1998:UGM [MSN+01] S. Mikayama, I. Sugasaki, Y. Nishikawa, et al. Itanium [Nan98] Barry Nance. Unix gears up for 16way server RAS firmware. Merced. SCO’s new UnixWare. NEC Technical Journal = NEC Byte Magazine, 23(5):45, May giho, 54(10):29–32, 2001. CO- 1998. CODEN BYTEDJ. ISSN DEN NECGEZ. ISSN 0285- 0360-5280 (print), 1082-7838 4139. (electronic).

Machanick:1998:HST Neuner:2006:ILS [MSP98] Philip Machanick, Pierre Salverda, [Neu06] Steve Neuner. An inside and Lance Pompe. Hardware- look at scaling Linux to 1024 software trade-offs in a di- processors. In Anonymous rect Rambus implementation [Ano06], page ?? ISBN ???? of the RAMpage memory hi- LCCN ???? URL http:/ erarchy. ACM SIGPLAN No- /www.ice.gelato.org/oct06/ tices, 33(11):105–114, November pres_pdf/gelato_ICE06oct_ 1998. CODEN SINODQ. ISSN scaling1024_neuner_sgi.pdf. 0362-1340 (print), 1523-2867 (print), 1558-1160 (electronic). Naffziger:2002:ING URL http://delivery.acm. org/10.1145/300000/291032/ [NH02] Samuel D. Naffziger and Gary p105-machanick.pdf; http: Hammond. The implementa- //www.acm.org:80/pubs/citations/ tion of the next generation 64b proceedings/asplos/291069/ ItaniumTM microprocessor. In p105-machanick/. IEEE [IEE02], page ?? ISBN Hwu:1998:RIA ???? ISSN 0743-1686. LCCN ???? URL http://cpus.hp. [mWH98] Wen mei W. Hwu. Retrospec- com/technical_references/ tive: IMPACT: an architec- isscc_2002/isscc_2002_1.shtml; tural framework for multiple- http://www.intel.com/design/ instruction issue. In Gurindar Itanium2/techpubs/. REFERENCES 55

NIST:2000:TAE Pinsky:2006:GCC

[NIS00] NIST, editor. The Third [Pin06] Lawrence Pinsky. Grid com- Advanced Encryption Stan- puting at CERN: An up- dard Candidate Conference, date on preparations for first April 13–14, 2000, New York, beam in 2007. In Anonymous NY, USA. National Insti- [Ano06], page ?? ISBN ???? tute for Standards and Tech- LCCN ???? URL http:/ nology, Gaithersburg, MD, /www.ice.gelato.org/oct06/ USA, 2000. ISBN ???? pres_pdf/gelato_ICE06oct_ LCCN ???? URL http:/ gridlhc_pinsky_uhouston.pdf. /csrc.nist.gov/encryption/ Poniatowski:2005:LHI aes/round2/conf3/aes3conf. htm; http://csrc.nist.gov/ [Pon05] Marty Poniatowski. Linux encryption/aes/round2/conf3/ on HP Integrity Servers: sys- papers/AES3Proceedings-1. tem administration for Itanium- pdf; http://csrc.nist.gov/ based systems. Prentice-Hall encryption/aes/round2/conf3/ PTR, Upper Saddle River, NJ papers/AES3Proceedings-2. 07458, USA, 2005. ISBN 0-13- pdf; http://csrc.nist.gov/ 140000-2. xxvi + 332 pp. LCCN encryption/aes/round2/conf3/ QA76.76.O63 P652 2005. papers/AES3Proceedings-3. pdf; http://csrc.nist.gov/ Popovich:2002:ILN encryption/aes/round2/conf3/ [Pop02] Ken Popovich. Intel looks to papers/AES3Proceedings.pdf. next Itanium: 64-bit proces- sor and hyperthreading for Xeon Nishioka:2001:AOS chips will star at Intel’s devel- oper conference. eWeek, 19(8): [NTN+01] H. Nishioka, Y. Taya, M. Nishikayama, 16, February 25, 2002. CODEN et al. Automatic operation sys- ???? ISSN 1530-6283. tem of Itanium 16way server. NEC Technical Journal = NEC Partel:2001:DHU

giho, 54(10):33–36, 2001. CO- + DEN NECGEZ. ISSN 0285- [POY 01] M. Partel, D. Olander, M. Yo- 4139. der, et al. Development of HP- UX for Itanium processor fam- Paul:2001:IIC ily. NEC Technical Journal = NEC giho, 54(10):44–47, 2001. [Pau01] L. G. Paul. Intel’s Itanium chip CODEN NECGEZ. ISSN 0285- positions new workstations to ri- 4139. val Unix machines. Managing Pranevich:1998:KKW automation, 16(9):50–55, 2001. CODEN NECGEZ. ISSN 0285- [Pra98] Joseph Pranevich. Kernel ko- 4139. rner: The wonderful world of REFERENCES 56

Linux 2.2. Linux Journal, 56:46– org/micro/mi2000/m5061abs. 49, December 1998. CODEN LI- htm. JOFX. ISSN 1075-3583 (print), 1938-3827 (electronic). Quach:2000:IPF Qiu:1998:ODA [Qua00b] Nhon Quach. The Itanium pro- cessor features for high avail- [QD98] Xiaogang Qiu and Michel ability and reliability. In IEEE Dubois. Options for dynamic [IEE00], page ?? ISBN ???? address translation in CO- LCCN ???? URL http://www. MAs. In Proceedings of the hotchips.org/index12.html. 25th annual international sym- posium on Computer archi- Ramakrishna:1993:DST tecture, pages 214–225. IEEE Computer Society Press, 1109 [Ram93] B. Ramakrishna. Dynamic Spring Street, Suite 300, Silver scheduling techniques for VLIW Spring, MD 20910, USA, 1998. processors. Technical Report ISSN 0163-5964 (print), 1943- HPL-93-52, Hewlett–Packard 5851 (electronic). URL http:/ Corporation, Palo Alto, CA, /delivery.acm.org/10.1145/ USA, 1993. URL http://www. 280000/279390/p214-qiu.pdf. hpl.hp.com/techreports/.

Quintana-Orti:2009:ULF Rong:2008:RAS [QOV09] Enrique S. Quintana-Ort´ı and [RDG08] Hongbo Rong, Alban Douillet, Robert A. Van De Geijn. Up- and Guang R. Gao. Register dating an LU factorization with allocation for software pipelined pivoting. ACM Transactions multidimensional loops. ACM on Mathematical Software,35 Transactions on Programming (2):11:1–11:16, July 2009. CO- Languages and Systems, 30(4): DEN ACMSCU. ISSN 0098- 23:1–23:??, July 2008. CO- 3500 (print), 1557-7295 (elec- DEN ATPSDT. ISSN 0164-0925 tronic). (print), 1558-4593 (electronic). Quach:2000:HAR Rau:1992:ILP [Qua00a] Nhon Quach. High-availability and reliability in the Ita- [RF92] B. Ramakrishna Rau and nium processor. IEEE Mi- Joseph A. Fisher. Instruction- cro, 20(5):61–69, September/ level parallel processing: His- October 2000. CODEN tory, overview, and perspec- IEMIDZ. ISSN 0272-1732 tive. Technical Report HPL-92- (print), 1937-4143 (electronic). 132, Hewlett–Packard Corpora- URL http://dlib.computer. tion, Palo Alto, CA, USA, 1992. org/mi/books/mi2000/pdf/m5061. URL http://www.hpl.hp.com/ pdf; http://www.computer. techreports/. REFERENCES 57

Rau:1993:ILP Robison:2005:BUD

[RF93] Bantwal Ramakrishna Rau and [Rob05] Arch Robison. N-bit unsigned Joseph A. Fisher, editors. division via N-bit multiply- Instruction-level parallelism: a add. In IEEE [IEE05], page ?? special issue of The Journal of ISBN ???? LCCN ???? Supercomputing, volume SECS URL http://arith17.polito. 235 of The Kluwer international it/final/paper-104.pdf. series in engineering and com- Roelofs:1998:FL puter science. Kluwer Aca- demic Publishers Group, Nor- [Roe98] Greg Roelofs. The future of well, MA, USA, and Dordrecht, Linux. Linux Journal, 54:34– The Netherlands, 1993. ISBN 38, October 1998. CODEN LI- 0-7923-9367-8. 282 pp. LCCN JOFX. ISSN 1075-3583 (print), QA76.58 .I49 1993. 1938-3827 (electronic). Riedlinger:2002:HBL Roothaan:2006:CDC

[RG02] Reid Riedlinger and Tom [Roo06] Clemens C. Roothaan. Com- Grutkowski. The high band- piler design criteria for modulo width, 256KB 2nd level cache scheduled Itanium codes. In on an Itanium microprocessor. Anonymous [Ano06], page ?? In IEEE [IEE02], page ?? ISBN ISBN ???? LCCN ???? URL ???? ISSN 0743-1686. LCCN http://www.ice.gelato.org/ ???? URL http://cpus.hp. ; http://www.ice.gelato. com/technical_references/ org/about/oct06_presentations. isscc_2002/isscc_2002_4.shtml. php. Rusu:2004:IPH Rusu:2000:FIM

[RMC04] Stefan Rusu, Harry Muljono, [RS00] S. Rusu and G. Singer. The first and Brian Cherkauer. Itanium 2 IA-64 microprocessor. IEEE processor 6M: Higher frequency Journal of Solid-State Circuits, and larger L3 cache. IEEE 35(11):1539–1544, ???? 2000. Micro, 24(2):10–18, March/ CODEN IJSCBC. ISSN 0018- April 2004. CODEN IEMIDZ. 9200 (print), 1558-173X (elec- ISSN 0272-1732 (print), 1937- tronic). 4143 (electronic). URL http: Rusu:2000:CGD //csdl.computer.org/comp/ mags/mi/2004/02/m2010abs. [RT00] S. Rusu and S. Tam. Clock gen- htm; http://csdl.computer. eration and distribution for the org/dl/mags/mi/2004/02/m2010. first IA-64 microprocessor. In htm; http://csdl.computer. John H. Wuorinen, editor, Di- org/dl/mags/mi/2004/02/m2010. gest of technical papers: 2000 pdf. IEEE International Solid-State REFERENCES 58

Circuits Conference, San Fran- http://dlib.computer.org/ cisco Marriott Hotel, 7–9 Febru- co/books/co2000/pdf/r2037. ary 2000, volume 43, pages 176– pdf; http://www.computer. 177. IEEE Computer Society org/computer/co2000/r2037abs. Press, 1109 Spring Street, Suite htm. 300, Silver Spring, MD 20910, Settle:2003:OII USA, 2000. ISBN 0-7803-5853- 8. ISSN 0193-6530. LCCN [SCHL03] Alex Settle, Daniel A. Connors, TK7870 .I58 2000. URL http:/ Gerolf Hoflehner, and Dan Lav- /ieeexplore.ieee.org/iel5/ ery. Optimization for the In- 6780/18154/00839738.pdf. IEEE tel Itanium architecture register catalog number 00CH37056. stack. In IEEE [IEE03], pages 115–124. ISBN 0-7695-1913- Sharangpani:2000:IPM X. LCCN ???? URL http:/ [SA00] Harsh Sharangpani and Ken /rogue.colorado.edu/draco/ Arora. Itanium processor mi- abstract.php?pub=opt_regstack. croarchitecture. IEEE Mi- pub&paper_dir=papers; http: cro, 20(5):24–43, September/ //rogue.colorado.edu/draco/ October 2000. CODEN papers/cgo-03-register.pdf; IEMIDZ. ISSN 0272-1732 http://rogue.colorado.edu/ (print), 1937-4143 (electronic). draco/papers/cgo-03-register. URL http://dlib.computer. ps. ACM Order No. 530033. org/mi/books/mi2000/pdf/m5024. Srinivasan:2006:PMU pdf; http://www.computer. org/micro/mi2000/m5024abs. [SCL06] R. Srinivasan, J. Cook, and htm. O. Lubeck. Performance mod- Samaras:2000:IPC eling using Monte Carlo simu- lation. IEEE Computer Archi- [Sam00] Bill Samaras. The Itanium tecture Letters, 5(1):38–41, Jan- processor cartridge. In IEEE uary 2006. ISSN 1556-6056 [IEE00], page ?? ISBN ???? (print), 1556-6064 (electronic). LCCN ???? URL http://www. hotchips.org/index12.html. Scott:2001:SFB Schlansker:2000:EEP [Sco01] D. Scott. Sixty-four bit archi- tecture and the Itanium proces- [SC00] Michael S. Schlansker and sor. In Kr¨amer and von Gu- B. Ramakrishna Rau Cover. denberg [KvG01], pages 20–?? EPIC: Explicitly parallel in- ISBN 0-306-46706-2. LCCN struction computing. Com- ???? 09.00 EUR / 95.00 puter, 33(2):37–45, Febru- USD / 66.50 GBP. URL ary 2000. CODEN CP- http://www.wkap.nl/prod/b/ TRB4. ISSN 0018-9162 (print), 0-306-46706-2. Scan 2000, the 1558-0814 (electronic). URL GAMM–IMACS International REFERENCES 59

Symposium on Scientific Com- Itanium executables. IEEE puting, Computer Arithmetic, Transactions on Software En- and Validated Numerics and In- gineering, 31(2):99–115, Febru- terval 2000, the International ary 2005. CODEN IESEDJ. Conference on Interval Meth- ISSN 0098-5589 (print), 1939- ods in Science and Engineering 3520 (electronic). URL http:// were jointly held in Karlsruhe, ieeexplore.ieee.org/stamp/ September 19–22, 2000. stamp.jsp?arnumber=1401927. Samaras:2001:IIP Shimizu:2001:SMC

[SCV01a] William A. Samaras, Naveen [SDC01] Kanna Shimizu, David L. Dill, Cherukuri, and Srinivas Venkatara- and Ching-Tsun Chou. A man. The IA-64 Itanium specification methodology by processor cartridge. IEEE a collection of compact prop- Micro, 21(1):82–89, January/ erties as applied to the In- February 2001. CODEN tel(R) ItaniumTM processor bus IEMIDZ. ISSN 0272-1732 protocol. Lecture Notes in (print), 1937-4143 (electronic). Computer Science, 2144:340– URL http://dlib.computer. ??, 2001. CODEN LNCSD9. org/mi/books/mi2001/pdf/m1082. ISSN 0302-9743 (print), 1611- pdf; http://www.computer. 3349 (electronic). URL http:// org/micro/mi2001/m1082abs. link.springer-ny.com/link/ htm. service/series/0558/bibs/ 2144/21440340.htm; http: Samaras:2001:SFI //link.springer-ny.com/link/ [SCV01b] William A. Samaras, Naveen service/series/0558/papers/ Cherukuri, and Srinivas Venkatara- 2144/21440340.pdf. man. Special feature: The Sery:2002:AOB IA-64 Itanium processor car- tridge: For high-performance [Ser02] George Sery. Approaching computing in a multiprocessing the one billion transistor logic system environment, consider product: Process and design this innovative packaging solu- challenges. Technical report, tion. IEEE Micro, 21(1):82–89, Hewlett–Packard Corporation, January/February 2001. CO- Palo Alto, CA, USA, 2002. URL DEN IEMIDZ. ISSN 0272-1732 ftp://download.intel.com/ (print), 1937-4143 (electronic). technology/silicon/GeorgeSerySPIE0302. pdf. Snavely:2005:UUU Sharangpani:1999:IIP [SDA05] N. Snavely, S. Debray, and G. R. Andrews. Unpredi- [Sha99] Harsh Sharangpani. Intel Ita- cation, unscheduling, unspec- nium processor microarchitec- ulation: reverse engineering ture overview. Technical re- REFERENCES 60

port, Hewlett–Packard Corpora- ACM symposium on Applied tion, Palo Alto, CA, USA, 1999. Computing. ACM Press, New Presented at Microprocessor Fo- York, NY, USA, 1998. ISBN rum, October 6–9, 1999. 0-89791-969-6. LCCN ???? URL http://delivery.acm. Sharangpani:2000:IIP org/10.1145/340000/330982/ [Sha00a] Harsh Sharangpani. Intel Ita- p607-sibai.pdf. nium processor core. In IEEE Sibai:1998:PHR [IEE00], page ?? ISBN ???? LCCN ???? URL http://www. [Sib98b] Fadi N. Sibai. Performance hotchips.org/index12.html. of the hyper-ring multicom- Sharangpani:2000:IPC puter. In Proceedings of the 1998 ACM symposium on Ap- [Sha00b] Harsh Sharangpani. The Ita- plied Computing, pages 598–606. nium processor core. In IEEE ACM Press, New York, NY, [IEE00], page ?? ISBN ???? USA, 1998. ISBN 0-89791-969- LCCN ???? URL http://www. 6. LCCN ???? URL http:/ hotchips.org/index12.html. /delivery.acm.org/10.1145/ Runner-up for best presentation 340000/330979/p598-sibai. award. pdf.

Shacklett:2003:IDC Swartzlander:2000:SPI [Sha03] Mary Shacklett. Itanium in the [SJS00] Earl E. Swartzlander, Jr., Gra- data center. Enterprise Net- ham A. Jullien, and Michael J. works & Servers, 9(8):9, 14, Au- Schulte. Subword permu- gust 2003. ISSN 1058-5400. tation instructions for two- Shermerhorn:2006:HOL dimensional multimedia pro- cessing in MicroSIMD architec- [She06] Lee Shermerhorn. HP/OSLO tures. In Earl E. Swartzlan- Linux scalability tracking and der, Jr., Graham A. Jullien, investigations. In Anonymous and Michael J. Schulte, edi- [Ano06], page ?? ISBN ???? tors, IEEE International Con- LCCN ???? URL http:/ ference on Application-Specific /www.ice.gelato.org/oct06/ Systems, Architectures and pres_pdf/gelato_ICE06oct_ Processors: proceedings, July scaltracking_shermerhorn_ 10–12, 2000; Boston, Mas- hp.pdf. sachusetts, pages 3–14. IEEE Sibai:1998:HRN Computer Society Press, 1109 Spring Street, Suite 300, Silver [Sib98a] Fadi N. Sibai. The hyper-ring Spring, MD 20910, USA, 2000. network: a cost-efficient topol- ISBN 0-7695-0716-6. LCCN ogy for scalable multicomput- TK7874.6.I572 2000. URL ers. In Proceedings of the 1998 http://ieeexplore.ieee.org/ REFERENCES 61

iel5/6949/18693/00862373. directed optimization. ACM pdf. SIGPLAN Notices, 35(7):1–11, July 2000. CODEN SINODQ. Sylvester:2001:FPC ISSN 0362-1340 (print), 1523- [SK01] Dennis Sylvester and Himan- 2867 (print), 1558-1160 (elec- shu Kaul. Future perfor- tronic). mance challenges in nanome- Schlansker:1999:CCB ter design. In Proceedings of the 38th Conference on De- [SMJ99] Michael Schlansker, Scott Mahlke, sign Automation Conference, and Richard Johnson. Con- pages 3–8. ACM Press, New trol CPR: A branch height re- York, NY, USA, 2001. ISBN duction optimization for EPIC 1-58113-297-2. LCCN ???? architectures. ACM SIG- URL http://delivery.acm. PLAN Notices, 34(5):155–168, org/10.1145/380000/378245/ May 1999. CODEN SINODQ. p3-sylvester.pdf. ISSN 0362-1340 (print), 1523- 2867 (print), 1558-1160 (elec- Settle:2004:CCR tronic). URL http://www. [SLHC04] Alex Settle, Daniel Lavery, acm.org:80/pubs/citations/ Gerolf Hoflehner, and Daniel A. proceedings/pldi/301122/p155- Connors. Compiler controlled schlansker/. See PLDI’99 pro- register stack management for ceedings [ACM99]. the Intel Itanium architecture. Sias:2000:AEP In ????, editor, Proceedings of the 3rd Workshop on Explic- [SmWHA00] John W. Sias, Wen mei W. Hwu, itly Parallel Instruction Com- and David I. August. Accu- puting Architectures and Com- rate and efficient predicate anal- piler Techniques. March, 2004., ysis with binary decision dia- page ?? ????, ????, Jan- grams. In Proceedings of the uary 20, 2004. ISBN ???? 33rd annual IEEE/ACM in- LCCN ???? URL http:/ ternational symposium on Mi- /rogue.colorado.edu/draco/ croarchitecture December 2000, abstract.php?pub=epic04-regstack. pages 112–123. ACM Press, New pub&paper_dir=papers; http: York, NY, USA, 2000. ISBN //rogue.colorado.edu/draco/ 1-58113-196-8. LCCN ???? papers/epic04-regstack.pdf; URL http://delivery.acm. http://rogue.colorado.edu/ org/10.1145/370000/360141/ draco/papers/epic04-regstack. p112-sias.pdf. ps. Song:1998:DEI Smith:2000:OCF [Son98] Peter Song. Demystifying [Smi00] Michael D. Smith. Overcom- EPIC and IA-64. Microproces- ing the challenges to feedback- sor Report, 12(1):21–27, Jan- REFERENCES 62

uary 26, 1998. ISSN 0899- editor, Digest of technical pa- 9341. URL http://www. pers: 2003 IEEE International cs.cmu.edu/afs/cs.cmu.edu/ Solid-State Circuits Confer- academic/class/15740-f00/ ence: Sunday through Thursday, public/doc/discussions/uniprocessors/ February 9–13, 2003, San Fran- ia64/mpr_ia64_demyst_jan98. cisco, California. IEEE Com- ps.gz. puter Society Press, 1109 Spring Street, Suite 300, Silver Spring, Schlansker:1998:EAI MD 20910, USA, 2003. URL [SR98] Michael S. Schlansker and http://sunsite.rediris.es/ B. Ramakrishna Rau. EPIC: An pub/mirror/intel/Itanium2/ architecture for instruction-level download/14_4_slides_r31_ . IEEE Catalog Num- parallel processors. Technical nsn.pdf ber 03CH37414. Report HPL-99-111, Hewlett– Packard Corporation, Palo Alto, Schlansker:2000:AHL CA, USA, 1998. URL http:// [SRM+00] Michael S. Schlansker, B. Ra- www.hpl.hp.com/techreports/ makrishna Rau, Scott Mahlke, . Vinod Kathail, Richard John- Singer:2000:FIM son, Sadun Anik, and San- tosh G. Abraham. Achiev- [SR00] G. Singer and S. Rusu. The ing high levels of instruction- first IA-64 microprocessor: a de- level parallelism with reduced sign for highly-parallel execu- hardware complexity. Technical tion. In John H. Wuorinen, ed- Report HPL-96-120, Hewlett– itor, Digest of technical papers: Packard Corporation, Palo Alto, 2000 IEEE International Solid- CA, USA, 2000. URL http:// State Circuits Conference, San www.hpl.hp.com/techreports/ Francisco Marriott Hotel, 7–9 . February 2000, volume 43, pages 422–423. IEEE Computer Soci- Seznec:2003:HUL ety Press, 1109 Spring Street, [SS03] Andr´e Seznec and Nicolas Suite 300, Silver Spring, MD Sendrier. HAVEGE: A user- 20910, USA, 2000. ISBN 0-7803- level software heuristic for gen- 5853-8. ISSN 0193-6530. LCCN erating empirically strong ran- TK7870 .I58 2000. URL http:/ dom numbers. ACM Transac- /ieeexplore.ieee.org/iel5/ tions on Modeling and Com- 6780/18154/00839843.pdf. IEEE puter Simulation, 13(4):334– catalog number 00CH37056. 346, October 2003. CODEN ATMCEZ. ISSN 1049-3301 Stinson:2003:GTG (print), 1558-1195 (electronic). [SR03] Jason Stinson and Stefan Rusu. Shibata:2001:SIL A 1.5 GHz third generation Ita- nium microprocessor. In IEEE, [SSN+01] T. Shibata, S. Sakon, J. No- REFERENCES 63

mura, et al. Software for IA-64 hardware. NEC Technical Jour- Linux on Express5800/1000 Se- nal = NEC giho, 54(10):15–18, ries. NEC Technical Journal = 2001. CODEN NECGEZ. ISSN NEC giho, 54(10):52–55, 2001. 0285-4139. CODEN NECGEZ. ISSN 0285- Svensson:2002:PAI 4139. [Sve02] Fredrik Svensson. Perfor- Story:1999:NAI mance analysis on Intel Ita- [ST99] S. Story and P. T. P. Tang. nium. Examensarbete, Civilin- New algorithms for improved genj¨orsprogrammet, Lule˚a tekniska transcendental functions on IA- universitet, Lule˚a, Sweden, 64. In Koren and Kornerup 2002. URL http://epubl. [KK99], pages 4–11. ISBN luth.se/1402-1617/2002/078. 0-7803-5609-8, 0-7695-0116-8, Senta:2001:ISS 0-7695-0118-4. ISSN 1063- + 6889. LCCN QA76.6 .S887 [SYA 01] T. Senta, M. Yamamori, F. Aono, 1999. URL http://euler. et al. Itanium 16way server sys- ecs.umass.edu/paper/final/ tem architecture. NEC Tech- paper-118.pdf; http://euler. nical Journal = NEC giho,54 ecs.umass.edu/paper/final/ (10):25–28, 2001. CODEN paper-118.ps. IEEE Com- NECGEZ. ISSN 0285-4139. puter Society Order Number Sias:2004:FTI PR00116. IEEE Order Plan + Catalog Number 99CB36336. [SzUK 04] John W. Sias, Sain zee Ueng, Geoff A. Kent, Ian M. Steiner, Stoughton:2002:DPA Erik M. Nystrom, and Wen mei W. Hwu. Field-testing IM- [Sto02] Nick Stoughton. Devel- PACT EPIC research results in oping portable applications. Itanium 2. ACM SIGARCH In USENIX [USE02], page Computer Architecture News,32 355. ISBN 1-880446-00-6. (2):26, March 2004. CODEN LCCN QA76.8.U65 U84 2002. CANED2. ISSN 0163-5964 URL http://www.usenix.org/ (print), 1943-5851 (electronic). publications/library/proceedings/ usenix02/tech/techonefile. Takeda:2006:SMS . Unpublished guru ses- html [Tak06] Shingo Takeda. A security sion talk, 2002 USENIX Annual monitoring system for Grid Technical Conference, June 10- computing. In Anonymous 15, 2002, Monterey Conference [Ano06], page ?? ISBN ???? Center, Monterey, CA. LCCN ???? URL http:/ Shibuya:2001:ISH /www.ice.gelato.org/oct06/ pres_pdf/gelato_ICE06oct_ [SUK+01] T. Shibuya, I. Uehara, M. Kimura, gridsecurity_takeda_osakauniv. et al. Itanium 16way server pdf. REFERENCES 64

Tan:2006:TSC 1535-766X. URL http:// developer.intel.com/technology/ [Tan06] Kenneth Tan. Technical and itj/q21999/articles/art_1. scientific computing perfor- htm; http://developer.intel. mance: Today and tomor- com/technology/itj/q21999/ row. In Anonymous [Ano06], pdf/simd_ext.pdf. page ?? ISBN ???? LCCN ???? URL http://www. Thompson:1998:JIP ice.gelato.org/; http:// [Tho98] Carol Thompson. Java on IA-64 www.ice.gelato.org/about/ — A peek into the future of Java oct06_presentations.php. performance on Intel’s Merced Triebel:2001:PIB and beyond. UNIX Review,16 (11):41–48, ???? 1998. CODEN [TBB01] Walter Triebel, Joseph D. Bis- UNRED5. ISSN 0742-3136. sell, and Rick Booth. Pro- Thomas:2003:IMF gramming Itanium-based sys- tems: Developing High Perfor- [Tho03] James W. Thomas. Inlining of mance Applications for Intel’s mathematical functions in HP- New Architecture. Intel Corpo- UX for Itanium 2. In IEEE ration, Santa Clara, CA, USA, [IEE03], pages 135–144. ISBN 0- 2001. ISBN 0-9702846-2-4. xvi 7695-1913-X. LCCN ???? ACM + 360 pp. LCCN ???? Order No. 530033. Tal:1999:ALP Tirumalai:1990:PLE

[TBGOD99] Ady Tal, Vadim Bassin, Shay [TLS90] Parthasarathy Tirumalai, Meng Gal-On, and Elena Demikhovsky. Lee, and Michael S. Schlansker. Assembly language program- Parallelization of loops with ex- ming tools for the IA-64 ar- its on pipelined architectures. chitecture. Intel Technology Technical Report HPL-90-107, Journal, (Q4):10, November 22, Hewlett–Packard Corporation, 1999. URL http://developer. Palo Alto, CA, USA, 1990. intel.com/technology/itj/ URL http://www.hpl.hp.com/ q41999/articles/art_3.htm; techreports/. http://developer.intel.com/ technology/itj/q41999/pdf/ Thomas:2004:LLF assemble.pdf. [TOML04] James W. Thomas, Jon P. Thakkar:1999:ISS Okada, Peter Markstein, and Ren-Cang Li. The libm li- [TH99] Shreekant (Ticky) Thakkar and brary and floating-point arith- Tom Huff. The Internet Stream- metic in HP-UX for Itanium- ing SIMD Extensions. In- based systems: Updated for HP- tel Technology Journal, (Q2): UX 11i v2. Technical report, 8, May 17, 1999. ISSN Hewlett–Packard Corporation, REFERENCES 65

Palo Alto, CA, USA, December Uhlig:1999:SPS 3, 2004. 26 pp. URL http: + //h21007.www2.hp.com/dspp/ [UFG 99] Richard Uhlig, Roman Fishtein, ddl/ddl_Download_File_TRX/ Oren Gershon, Israel Hirsh, and 1,1249,942,00.pdf. Hong Wang. SoftSDV: A pre- silicon software development en- Tam:2000:CGD vironment for the IA-64 ar-

+ chitecture. Intel Technology [TRD 00] S. Tam, S. Rusu, U. N. De- Journal, (Q4):14, November 22, sai, R. Kim, J. Zhang, and 1999. URL http://developer. I. Young. Clock generation and intel.com/technology/itj/ distribution for the first IA-64 q41999/articles/art_2.htm; microprocessor. IEEE Jour- http://developer.intel.com/ nal of Solid-State Circuits,35 technology/itj/q41999/pdf/ (11):1545–1552, November 2000. softsdv.pdf. CODEN IJSCBC. ISSN 0018- 9200 (print), 1558-173X (elec- Umesato:2001:HTI tronic). [UMT+01] S. Umesato, S. Mano, T. Tak- Triebel:2000:IAS agi, et al. Hardware technology for Itanium 16way server. NEC [Tri00] Walter Triebel. Itanium ar- Technical Journal = NEC giho, chitecture for software develop- 54(10):19–24, 2001. CODEN ers. Intel Corporation, Santa NECGEZ. ISSN 0285-4139. Clara, CA, USA, 2000. ISBN USENIX:2000:PFW 0-9702846-4-0. xxxv + 308 pp. LCCN ???? [USE00] USENIX, editor. Proceedings of Tsukakoshi:2001:OIT the First Workshop on Indus- trial Experiences with Systems [Tsu01] M. Tsukakoshi. Outline of Ita- Software (WIESS 2000), Octo- nium technical server. NEC ber 22, 2000, Paradise Point Technical Journal = NEC giho, Resort, San Diego, California, 54(10):9–10, 2001. CODEN USA. USENIX, Berkeley, CA, NECGEZ. ISSN 0285-4139. USA, 2000. ISBN 1-880446-15-4. Tuomi:2002:LDM LCCN QA76.76.S95 W67 2000. URL http://www.usenix.org/ [Tuo02] Ilkka Tuomi. The lives and publications/library/proceedings/ death of Moore’s Law. First osdi2000/wiess2000/. Monday, 7(11):??, 11 4, 2002. USENIX:2002:PGT URL http://firstmonday. org/htbin/cgiwrap/bin/ojs/ [USE02] USENIX, editor. Proceed- index.php/fm/article/view/ ings of the General Track: 1000/921; http://firstmonday. 2002 USENIX Annual Tech- org/issues/issue7_11/tuomi/ nical Conference, June 10–15, . 2002, Monterey, California, REFERENCES 66

USA. USENIX, Berkeley, CA, Vishkin:1998:EMT USA, 2002. ISBN 1-880446-00- 6. LCCN QA76.8.U65 U84 2002. [VDBN98] Uzi Vishkin, Shlomit Das- URL http://www.usenix.org/ cal, Efraim Berkovich, and publications/library/proceedings/ Joseph Nuzman. Explicit multi- usenix02/. threading (XMT) bridging mod- els for instruction parallelism Umeki:2001:ISH (extended abstract). In SPAA ’98: 10th Annual ACM Sym- + [USK 01] T. Umeki, O. Suwa, A. Kobayashi, posium on Parallel Algorithms et al. Itanium 4way server hard- and Architectures, June 28–July ware. NEC Technical Journal = 2, 1998, Puerto Vallarta, Mex- NEC giho, 54(10):37–39, 2001. ico. ACM Press, New York, NY, CODEN NECGEZ. ISSN 0285- USA, 1998. ISBN 0-89791-989- 4139. 0. LCCN QA76.58 .A26 1998. Velev:2001:EUB URL http://delivery.acm. org/10.1145/280000/277680/ [VB01] Miroslav N. Velev and Ran- p140-vishkin.pdf. ACM order dal E. Bryant. Effective use number 417980. of boolean satisfiability proce- VanderWiel:1997:WCA dures in the formal verification of superscalar and VLIW. In [VL97] Steven P. VanderWiel and Proceedings of the 38th Con- David J. Lilja. When caches ference on Design Automation aren’t enough: Data prefetching Conference 2001, pages 226– techniques. Computer, 30(7): 231. ACM Press, New York, NY, 23–30, July 1997. CODEN CP- USA, 2001. ISBN 1-58113-297- TRB4. ISSN 0018-9162 (print), 2. LCCN ???? URL http:/ 1558-0814 (electronic). URL /delivery.acm.org/10.1145/ http://dlib.computer.org/ 380000/378469/p226-velev. co/books/co1997/pdf/r7023. pdf. pdf; http://www.computer. org/computer/co1997/r7023abs. VanZee:2008:SPF htm. [VBLvdG08] Field G. Van Zee, Paolo Bi- Vachharajani:2004:LSE entinesi, Tze Meng Low, and Robert A. van de Geijn. Scalable [VVP+04] Manish Vachharajani, Neil parallelization of FLAME code Vachharajani, David A. Penry, via the workqueuing model. Jason A. Blome, and David I. ACM Transactions on Math- August. The Liberty Simula- ematical Software, 34(2):10:1– tion Environment, version 1.0. 10:29, March 2008. CODEN ACM SIGMETRICS Perfor- ACMSCU. ISSN 0098-3500 mance Evaluation Review,31 (print), 1557-7295 (electronic). (4):19–24, March 2004. CODEN REFERENCES 67

???? ISSN 0163-5999 (print), Wang:2004:HTVb 1557-9484 (electronic). Wells:2002:CCS [WCW+04b] Perry H. Wang, Jamison D. Collins, Hong Wang, Dongkeun [WAB02] S. Wells, F. Anderson, and Kim, Bill Greene, Kai-Ming E. Berta. The core clock system Chan, Aamir B. Yunus, Terry for a next-generation Itanium Sych, Stephen F. Moore, and processor. In IEEE [IEE02], John P. Shen. Helper threads via page ?? ISBN ???? ISSN 0743- virtual multithreading on an ex- 1686. LCCN ???? URL http:/ perimental Itanium-2 processor- /www.sscs.org/isscc/. based platform. ACM SIG- Waligora:2002:MVI PLAN Notices, 39(11):144–155, November 2004. CODEN SIN- [Wal02] Tina Waligora. Medizinische 3D ODQ. ISSN 0362-1340 (print), Visualisierungsalgorithmen auf 1523-2867 (print), 1558-1160 Intel Itanium (64 Bit) Prozes- (electronic). soren unter Windows XP 64 Bit. Diplomarbeit, Stralsund Wang:2004:HTVc Fachhochschule, Stralsund, Ger- many, 2002. 90 pp. [WCW+04c] Perry H. Wang, Jamison D. Warton:1997:PSI Collins, Hong Wang, Dongkeun Kim, Bill Greene, Kai-Ming [War97] John Warton. Panel session: If I Chan, Aamir B. Yunus, Terry were defining ‘Merced’. In IEEE Sych, Stephen F. Moore, and [IEE97], page ?? ISBN ???? John P. Shen. Helper threads via LCCN ???? virtual multithreading on an ex- Wang:2004:HTVa perimental Itanium-2 processor- [WCW+04a] Perry H. Wang, Jamison D. based platform. Operating Sys- Collins, Hong Wang, Dongkeun tems Review, 38(5):144–155, De- Kim, Bill Greene, Kai-Ming cember 2004. CODEN OS- Chan, Aamir B. Yunus, Terry RED8. ISSN 0163-5980 (print), Sych, Stephen F. Moore, and 1943-586X (electronic). John P. Shen. Helper threads via virtual multithreading on Wu:2000:CRL an experimental Itanium-2 processor-based platform. ACM [WfL00] Youfeng Wu and Yong fong Lee. SIGARCH Computer Archi- Comprehensive redundant load tecture News, 32(5):144–155, elimination for the IA-64 archi- December 2004. CODEN tecture. In Carter and Ferrante CANED2. ISSN 0163-5964 [CF00], pages 53–69. ISBN 3- (print), 1943-5851 (electronic). 540-67858-1. ISSN 0302-9743 Co-published in Operating Sys- (print), 1611-3349 (electronic). tems Review,(38)(4). LCCN QA76.58 .L36 2000. REFERENCES 68

Wichmann:2006:ULO ???? URL http://cpus.hp. com/technical_references/ [Wic06] Mats D. Wichmann. An isscc_2002/isscc_2002_5.shtml. update on LSB and open standards. In Anonymous Worley:2000:AFP [Ano06], page ?? ISBN ???? LCCN ???? URL http:/ [WWCW00] John Worley, Bill Worley, Tom /www.ice.gelato.org/oct06/ Christian, and Christopher pres_pdf/gelato_ICE06oct_ Worley. AES finalists on PA- lsb_wichmann_intel.pdf. RISC and IA-64: Implementa- tions & performance. In NIST Wirt:1999:CNS [NIS00], pages 57–74. ISBN ???? LCCN ???? URL [Wir99] Richard Wirt. The challenges of http:/ new software for a new architec- /csrc.nist.gov/encryption/ ture. Intel Technology Journal, aes/round2/conf3/aes3conf. November 22, 1999. ISSN 1535- htm; http://csrc.nist.gov/ 766X. encryption/aes/round2/conf3/ papers/AES3Proceedings-1. Wolfe:2004:GTC pdf; http://csrc.nist.gov/ encryption/aes/round2/conf3/ [Wol04] Alexander Wolfe. Grid tools: papers/AES3Proceedings-2. Coming to a cluster near you. pdf; http://csrc.nist.gov/ ACM Queue: Tomorrow’s Com- encryption/aes/round2/conf3/ puting Today, 2(4):20–23, June papers/AES3Proceedings-3. 2004. pdf; http://csrc.nist.gov/ Williams:2006:PCP encryption/aes/round2/conf3/ papers/AES3Proceedings.pdf. [WSO+06] Samuel Williams, John Shalf, Leonid Oliker, Shoaib Kamil, Wang:2001:RRS Parry Husbands, and Kather- ine Yelick. The potential of [WWK+01] P. H. Wang, Hong Wang, R. M. the cell processor for scientific Kling, K. Ramakrishnan, and computing. In ACM [ACM06], J. P. Shen. Register renaming pages 9–20. ISBN 1-59593-302- and scheduling for dynamic ex- 6. LCCN ???? ACM order num- ecution of predicated code. In ber 104060. IEEE, editor, HPCA: the sev- Weiss:2002:CSB enth International Symposium on High-Performance Computer [WWC02] Don Weiss, John J. Wuu, and Architecture: proceedings, 19– Victor Chin. The on-chip 3MB 24 January 2001, Monterrey, subarray based 3rd level cache Nuevo Leon, Mexico, pages 15– on an Itanium microprocessor. 25. IEEE Computer Society In IEEE [IEE02], page ?? ISBN Press, 1109 Spring Street, Suite ???? ISSN 0743-1686. LCCN 300, Silver Spring, MD 20910, REFERENCES 69

USA, 2001. ISBN 0-7695-1019-1. URL http://delivery.acm. LCCN QA76.9.A73 I566 2001. org/10.1145/290000/285964/ p87-yeh.pdf. Wang:2008:OSA

[WYX+08] Li Wang, Xuejun Yang, Jingling Zahir:2000:CCDa Xue, Yu Deng, Xiaobo Yan, Tao Tang, and Quan Hoang [ZRMH00a] Rumi Zahir, Jonathan Ross, Nguyen. Optimizing scientific Dale Morris, and Drew Hess. OS application loops on stream pro- and compiler considerations in cessors. ACM SIGPLAN No- the design of the IA-64 archi- tices, 43(7):161–170, July 2008. tecture. ACM SIGARCH Com- CODEN SINODQ. ISSN 0362- puter Architecture News, 28(5): 1340 (print), 1523-2867 (print), 212–221, December 2000. CO- 1558-1160 (electronic). DEN CANED2. ISSN 0163-5964 (print), 1943-5851 (electronic). Yi:2000:TLR Co-published in Operating Sys- [YAK00] Qing Yi, Vikram Adve, and Ken tems Review,(34)(5). Kennedy. Transforming loops to recursion for multi-level mem- Zahir:2000:CCDb ory hierarchies. ACM SIGPLAN Notices, 35(5):169–181, May [ZRMh00b] Rumi Zahir, Jonathan Ross, 2000. CODEN SINODQ. ISSN Dale Morris, and Drew hess. OS 0362-1340 (print), 1523-2867 and compiler considerations in (print), 1558-1160 (electronic). the design of the IA-64 archi- URL http://www.acm.org/ tecture. ACM SIGPLAN No- pubs/articles/proceedings/ tices, 35(11):212–221, November pldi/349299/p169-yi/p169- 2000. CODEN SINODQ. ISBN yi.pdf; http://www.acm. 1-58113-317-0. ISSN 0362-1340 org/pubs/citations/proceedings/ (print), 1523-2867 (print), 1558- pldi/349299/p169-yi/. 1160 (electronic). Yeh:1998:RAI Zahir:2000:SHIa [YP98] Tse-Yu Yeh and Yale N. Patt. Retrospective: alternative im- [ZRMH00c] Rumi Zahir, Jonathan Ross, plementations of two-level adap- Dale Morris, and Drew Hess. tive training branch prediction. Support for high ILP proces- In Gurindar Sohi, editor, 25 sors — OS and compiler con- years of the International Sym- siderations in the design of the posia on Computer Architecture IA-64 architecture. Operating (selected papers), pages 87–88. Systems Review, 34(5):212–221, ACM Press, New York, NY, ???? 2000. CODEN OSRED8. USA, 1998. ISBN 1-58113-058-9. ISSN 0163-5980 (print), 1943- LCCN QA76.9.A73 S944 1998. 586X (electronic). REFERENCES 70

Zahir:2000:SHIb [ZRMH00d] Rumi Zahir, Jonathan Ross, Dale Morris, and Drew Hess. Support for high ILP processors — OS and compiler considera- tions in the design of the IA-64 architecture. ACM SIGARCH Computer Architecture News,28 (5):212–221, ???? 2000. CO- DEN CANED2. ISSN 0163-5964 (print), 1943-5851 (electronic). Zheng:2000:PRI [ZT00] Cindy Zheng and Carol Thomp- son. PA-RISC to IA-64: Trans- parent execution, no recompi- lation. Computer, 33(3):47– 52, March 2000. CODEN CP- TRB4. ISSN 0018-9162 (print), 1558-0814 (electronic). URL http://dlib.computer.org/ co/books/co2000/pdf/r3047. pdf; http://www.computer. org/computer/co2000/r3047abs. htm. Zhang:1997:SSA

[ZWG+97] Xiaolan Zhang, Zheng Wang, Nicholas Gloy, J. Bradley Chen, and Michael D. Smith. System support for auto- matic profiling and optimiza- tion. In Proceedings of the sixteenth ACM symposium on Operating systems principles. ACM Press, New York, NY, USA, 1997. ISSN 0163-5980 (print), 1943-586X (electronic). URL http://delivery.acm. org/10.1145/270000/266640/ p15-zhang.pdf.