By Tristan Foro and Jordan Comstock

Total Page:16

File Type:pdf, Size:1020Kb

By Tristan Foro and Jordan Comstock By Tristan Foro and Jordan Comstock General information Major Intel processors Current and future projects Impact of Intel Founded in July 1968 by Robert Noyce and Gordon Moore Based in Santa Clara, California Company name stands for “integrated electronics” First product was 64‐bit Static Random Access Memory In 1971 created the first commercially available microprocessor Found success when IBM used Intel’s microprocessor in their PC Battled with AMD for dominance of the microprocessor market 51st on Fortune 500 list with annual revenue of $55.4 billion Central processing unit (CPU) included on a single integrated circuit (IC) chip Acts as the brain of all computers and most digital electronics Multiple microprocessors work together in the heart of PCs, data centers, supercomputers, cell phones, and other digital devices Over the past 40 years microprocessors have become faster and more powerful, while also becoming smaller and cheaper Are designed to perform arithmetic and logical operations On initial startup microprocessors get information from the basic input/output system, then are given instructions to perform by the BIOS or OS Released in November 1971 Problem: Nippon Calculating Solution: Intel created four chips, Machine Corporation needed including the 4004, which was the first custom chips for its Busicom 141‐ chip that could be programmed for a PF printing calculator. variety of products. General Information: This 4‐bit CPU became the first general‐purpose programmable processor on the market Includes 2300 transistors Executes approximately 92,000 instructions per second A single instruction cycle is 10.8ms Task: Computer Terminal Corporation (CTC) needed to implement an instruction set for their programmable terminal Result: Details: To solve this, Intel produced the Doubled from 4‐bits in 4004 to 8‐ 8008 bits allowing for more memory It was delivered too late for CTC, access who ended up not using it Worked at two clock frequencies, Instead, Intel bought the rights 500 kHz and 800 kHz back and sold the chip for Included external 14‐bit address bus themselves that could address 16 KB of memory Released in April 1972 Reason for Development: Intel’s failing 8800 tried jumping straight from 8 bits to 32 bits and lost traction in the microprocessor market to Zilog Development: IBM, Intel’s Success Story: A software engineer named Stephen IBM was looking to design their first PC Morse was chosen to lead the 8086 IBM chose the 8088, a cheaper version of project the 8086 with the same underlying code His goal was to determine features IBM’s dominance in the PC market helped to make the software more efficient Intel to soar Led to the x86 architecture, which Other companies tried copying IBM’s PCs, would be Intel’s main line of products so Intel was designed into more products General Information: Released in 1993 Performance: First superscalar processor ‐ Dual pipeline increased speed at which implements instruction‐level instructions could be completed parallelism using two pipelines 64‐bit data bus doubled amount of info to read Can execute multiple instructions or write on each memory access, allowing cache during a clock cycle by sending accesses faster than ever before multiple instructions to different Separation of code and data execution units at the same time caches lessens the fetch and Faster floating‐point unit operand conflicts from Wider data bus previous models Separate instruction and data caches Fully hardware based FDIV Bug: The processor could multiplier allowed for faster sometimes return incorrect decimal multiplication functions results during division Pentium Pro (1995): Designed to replace the original Pentium Considerably faster than Pentium because of its dynamic execution . Includes multiple branch prediction, data flow analysis, speculative execution Extended the pipeline length to 14 stages Struggled in 16‐bit operations compared to Pentium, which had been optimized for them Pentium II (1997): Overcame many negative aspects of the Pentium Pro L2 Cache ran at half‐frequency because it couldn’t operate at the CPU’s full speed Used affordable cache chips attached to larger silicon packages to reduce costs Doubled L1 cache size from the Pro (to 32 KB) Pentium III (1999): First 1GHz processor Reduced pipeline to 10 stages Moved to a 180 nm transistor fabrication process Moved L2 cache back into the CPU, improving performance Netburst: Released in 2000 (Considered a failure) Used the deepest pipeline Intel had created at the time (20 stages) Longer pipelines require more bandwidth and have higher latency, but can operate at much higher clock speeds to increase performance Pentium 4: The first processor released with Netburst Netburst extended the pipeline, but the processor could not reach the desired clock rates beyond 2 GHz because of heat and power consumption issues This processor struggled compared to competitors and the previous P6 Architecture because of the increased latency without a significant increase in clock speed General Information: Performance: Intel gave up on the Netburst architecture because of its Core 2 Duo tripled the performance and returned to the successful P6 amount of on‐board cache architecture to 6 MB Core launched in 2006, and consists of multi‐core Processor base frequency processors (processors with multiple independent of 2.93 GHz processing units) Used for both desktop and . Quad (four cores), Duo (two cores), Solo (Duo with mobile one disabled core) Uses a deep pipeline and In 2006 the Core 2 Duo was released for desktop use and out‐of‐order execution was used as the CPU for the first generation MacBook Pro Outperformed Pentium 4 . Signified Apple’s major shift to Intel processors while operating at lower across their entire line clock rates Allowed Intel to catch up to AMD (Descendants of the P6 architecture) These desktop and laptop processors currently use the Skylake microarchitecture that was launched in 2015, which has improvements in performance and power consumption Core i3: Low end performance processor, following the end of the Core 2 brand Dual‐core processor, with hyper‐threading (which creates two virtual cores for every physical core) Core i5: Mid tier performance processor, a variant of the i7 processor Quad‐core processor, with Turbo Boost (which allows higher clock speeds when running at low temperatures and with fewer cores) Core i7: Upper end performance processor, targeting high‐end consumer markets for desktops and laptops Quad‐core processor, similar to i5 but with higher clock speeds and 8 MB of cache Microprocessor Architectures: Kaby Lake: 14nm architecture released in 2016, focused on optimization and performance Coffee Lake: 14nm architecture to be released in 2017 for desktops, refinement of Kaby Lake Cannonlake: 10nm architecture to be released in 2017 for notebooks Ice Lake: 10 nm architecture to be released in 2018 for all designs, will continue to use CMOS transistors Digitalizing Analog Circuitry: Converting analog parts to digital, because analog parts do not benefit from scaling If digitalizing isn’t completely possible, then digital devices coexist with analog devices to reduce their use Advanced Micro Devices (AMD): Competes directly with Intel processors, has struggled to keep pace recently Intel is larger, older, and has a greater market share There has been litigation between the companies, with Intel being accused of anti‐ competitive tactics AMD chips are typically less expensive, while Intel chips have better performance Intel chips generate less heat Intel uses hyperthreading to run multiple threads on each core, while AMD increases the number of cores AMD uses overclocking to increase the clock rate of the processor The rivalry has helped push the whole industry forward at a rapid pace Microprocessor Impact: Before After In 1960s computers filled entire Reduction in cost for high‐performance rooms processing power Processors were expensive and only Personal computer (PC) became possible, available to government labs, and computers were more readily research universities and large available to all corporations Intel’s Gordon Moore observed that the Development of integrated circuit number of transistors per square inch on allowed for miniaturization of an IC will double every year (known as circuits onto single silicon chip Moore’s Law), which has held true thus far It’s possible that without Intel, computers wouldn’t be where they are today Information Images ark.intel.com/products/36503/Intel-Core2-Duo-Processor-E7500-3M-Cache-2_93-GHz-1066-MHz-FSB gotw.ca/images/CPU.png ark.intel.com/products/codename/37572/Skylake#@All cdn.cpu-world.com/CPUs/8086/L_Intel-C8086-pbs.jpg arstechnica.com/gadgets/2016/02/pentium-core-i5-core-i7-making-sense-of-intels-convoluted-cpu-lineup/ cdn2.pcadvisor.co.uk/cmsdata/features/3417091/Difference_Core_i5.jpg beta.fortune.com/fortune500/intel-51 intel.com/content/dam/www/public/us/en/images/photography- britannica.com/topic/Intel-Corporation business/16x9/60592-1971-4004-processor- digitaltrends.com/computing/here-we-explain-the-basic-differences-between-intel-and-amd-cpus 16x9.jpg.rendition.intel.web.480.270.jpg download.intel.com/newsroom/kits/40thanniversary/pdfs/What_is_a_Microprocessor.pdf logos-download.com/wp- eetimes.com/document.asp?doc_id=1329353 content/uploads/2016/02/Intel_logo_png_transparent_huge-700x464.png fool.com/investing/2016/09/05/intel-corporations-future-processor-plans-revealed.aspx
Recommended publications
  • Intel® Architecture Instruction Set Extensions and Future Features Programming Reference
    Intel® Architecture Instruction Set Extensions and Future Features Programming Reference 319433-037 MAY 2019 Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifica- tions. Current characterized errata are available on request. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Intel does not guarantee the availability of these interfaces in any future product. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1- 800-548-4725, or by visiting http://www.intel.com/design/literature.htm. Intel, the Intel logo, Intel Deep Learning Boost, Intel DL Boost, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S.
    [Show full text]
  • 1 in the United States District Court
    Case 6:20-cv-00779 Document 1 Filed 08/25/20 Page 1 of 33 IN THE UNITED STATES DISTRICT COURT WESTERN DISTRICT OF TEXAS AUSTIN DIVISION AURIGA INNOVATIONS, INC. C.A. No. 6:20-cv-779 Plaintiff, v. JURY TRIAL DEMANDED INTEL CORPORATION, HP INC., and HEWLETT PACKARD ENTERPRISE COMPANY, Defendants COMPLAINT Plaintiff Auriga Innovations, Inc. (“Auriga” or “Plaintiff”) files this complaint for patent infringeMent against Defendants Intel Corporation (“Intel”), HP Inc. (“HPI”), and Hewlett Packard Enterprise Company (“HPE”) (collectively, “Defendants”) under 35 U.S.C. § 217 et seq. as a result of Defendants’ unauthorized use of Auriga’s patents and alleges as follows: THE PARTIES 1. Auriga is a corporation organized and existing under the laws of the state of Delaware with its principal place of business at 1891 Robertson Road, Suite 100, Ottawa, ON K2H 5B7 Canada. 2. On information and belief, Intel is a Delaware corporation with a place of business at 2200 Mission College Boulevard, Santa Clara, California 95054. 3. On information and belief, since April 1989, Intel has been registered to do business in the State of Texas under Texas Taxpayer Number 19416727436 and has places of business at 1 Case 6:20-cv-00779 Document 1 Filed 08/25/20 Page 2 of 33 1300 S Mopac Expressway, Austin, Texas 78746; 6500 River Place Blvd, Bldg 7, Austin, Texas 78730; and 5113 Southwest Parkway, Austin, Texas 78735 (collectively, “Intel Austin Offices”). https://www.intel.com/content/www/us/en/location/usa.htMl. 4. On information and belief, HPI is a Delaware corporation with a principal place of business at 1501 Page Mill Road, Palo Alto, CA 94304.
    [Show full text]
  • Microcode Revision Guidance August 31, 2019 MCU Recommendations
    microcode revision guidance August 31, 2019 MCU Recommendations Section 1 – Planned microcode updates • Provides details on Intel microcode updates currently planned or available and corresponding to Intel-SA-00233 published June 18, 2019. • Changes from prior revision(s) will be highlighted in yellow. Section 2 – No planned microcode updates • Products for which Intel does not plan to release microcode updates. This includes products previously identified as such. LEGEND: Production Status: • Planned – Intel is planning on releasing a MCU at a future date. • Beta – Intel has released this production signed MCU under NDA for all customers to validate. • Production – Intel has completed all validation and is authorizing customers to use this MCU in a production environment.
    [Show full text]
  • Single Board Computer
    Single Board Computer SBC with the Intel® 8th generation Core™/Xeon® (formerly Coffee Lake H) SBC-C66 and 9th generation Core™ / Xeon® / Pentium® / Celeron® (formerly Coffee Lake Refresh) CPUs High-performing, flexible solution for intelligence at the edge HIGHLIGHTS CONNECTIVITY CPU 2x USB 3.1; 4x USB 2.0; NVMe SSD Slot; PCI-e x8 Intel® 8th gen. Core™ / Xeon® and 9th gen. Core™ / port (PCI-e x16 mechanical slot); VPU High Speed Xeon® / Pentium® / Celeron® CPUs Connector with 4xUSB3.1 + 2x PCI-ex4 GRAPHICS MEMORY Intel® UHD Graphics 630/P630 architecture, up to 128GB DDR4 memory on 4x SO-DIMM Slots supports up to 3 independent displays (ECC supported) Available in Industrial Temperature Range MAIN FIELDS OF APPLICATION Biomedical/ Gaming Industrial Industrial Surveillance Medical devices Automation and Internet of Control Things FEATURES ® ™ ® Intel 8th generation Core /Xeon (formerly Coffee Lake H) CPUs: Max Cores 6 • Intel® Core™ i7-8850H, Six Core @ 2.6GHz (4.3GHz Max 1 Core Turbo), 9MB Cache, 45W TDP (35W cTDP), with Max Thread 12 HyperThreading • Intel® Core™ i5-8400H, Quad Core @ 2.5GHz (4.2GHz Intel® QM370, HM370 or CM246 Platform Controller Hub Chipset Max 1 Core Turbo), 8MB Cache, 45W TDP (35W cTDP), (PCH) with HyperThreading • Intel® Core™ i3-8100H, Quad Core @ 3.0GHz, 6MB 2x DDR4-2666 or 4x DDR4-2444 ECC SODIMM Slots, up to 128GB total (only with 4 SODIMM modules). Cache, 45W TDP (35W cTDP) Memory ® ™ ® ® ECC DDR4 memory modules supported only with Xeon Core Information subject to change. Please visit www.seco.com to find the latest version of this datasheet Information subject to change.
    [Show full text]
  • 2016 Kaby Lake Platforms Silicon Initialization Code Release Notes Intel Restricted Secret 5
    2016 Kaby Lake Platforms Silicon Initialization Code Release Notes April 2020 Release Version 3.8.0 Intel Restricted Secret By using this document, in addition to any agreements you have with Intel, you accept the terms set forth below. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.
    [Show full text]
  • Intense PC3 Kaby Lake 7Th Generation Intel Core Mini PC Product Specification V.1.3
    Intense PC3 Kaby Lake th 7 Generation Intel Core Mini PC Product Specification v.1.3 Thanks to improved GPU (Intel HD 620 Graphics) and latest generation of Intel CPU (Kaby Lake), Intense PC3 can render demanding graphics and record-decode videos faster than ever while consuming less power. Intense PC3 supports 3x 4K display and is greatly recommended for CCTV, signage, virtualisation, 24/7 applications and real-time monitoring. This miniature fanless PC also provides faster storage and improved booting time thanks to new M.2 slot for SATA 3.0 or NVMe drives. Highly customisable thanks to face modules supporting built-in fibre optics, Ethernet bypass, power-over-Ethernet… IPC3 is recommended for advanced networking. Key Features Ideal For • High processing performance • CCTV, video surveillance • Fast Clock Speed (up to 3.5GHz with i7) • Real-time monitoring • Dual display mode supported • 24/7 applications • 3x 4K displays • Virtualization • Generous Memory (up to 32GB DDR4) • Windows IoT • Fast boosting time (M.2 SATA or NVMe) • Advanced networking • Low power consumption • Signage • Ruggedized die-cast aluminium shell • Video recording/decoding • Customisable Face Module • Rendering graphics Product Specifications Model IPC3 i5 Barebone IPC3 i7 Barebone Name IPC3REV2-i5 IPC3REV2-i7 Current HW Revision 2.0 Long Term Availability 2020 - (then product will be available with similar or better CPU) Processor Intel 7th Gen Core i5-7200U Processor Intel 7th Gen Core i7-7500U Processor Type (Kaby Lake) (Kaby Lake) Cores 64-bit dual core Clock speed 2.5GHz (turbo boost up to 3.1GHz) 2.7GHz (turbo boost up to 3.5GHz) Cache 3MB SmartCache 4MB SmartCache TDP 15W Chipset Intel Mobile PCH (MCP package) Memory Supported Up to 32GB (2x 16GB) DDR4 2133 SO-DIMM (non-ECC) Barebone as default.
    [Show full text]
  • A Superscalar Out-Of-Order X86 Soft Processor for FPGA
    A Superscalar Out-of-Order x86 Soft Processor for FPGA Henry Wong University of Toronto, Intel [email protected] June 5, 2019 Stanford University EE380 1 Hi! ● CPU architect, Intel Hillsboro ● Ph.D., University of Toronto ● Today: x86 OoO processor for FPGA (Ph.D. work) – Motivation – High-level design and results – Microarchitecture details and some circuits 2 FPGA: Field-Programmable Gate Array ● Is a digital circuit (logic gates and wires) ● Is field-programmable (at power-on, not in the fab) ● Pre-fab everything you’ll ever need – 20x area, 20x delay cost – Circuit building blocks are somewhat bigger than logic gates 6-LUT6-LUT 6-LUT6-LUT 3 6-LUT 6-LUT FPGA: Field-Programmable Gate Array ● Is a digital circuit (logic gates and wires) ● Is field-programmable (at power-on, not in the fab) ● Pre-fab everything you’ll ever need – 20x area, 20x delay cost – Circuit building blocks are somewhat bigger than logic gates 6-LUT 6-LUT 6-LUT 6-LUT 4 6-LUT 6-LUT FPGA Soft Processors ● FPGA systems often have software components – Often running on a soft processor ● Need more performance? – Parallel code and hardware accelerators need effort – Less effort if soft processors got faster 5 FPGA Soft Processors ● FPGA systems often have software components – Often running on a soft processor ● Need more performance? – Parallel code and hardware accelerators need effort – Less effort if soft processors got faster 6 FPGA Soft Processors ● FPGA systems often have software components – Often running on a soft processor ● Need more performance? – Parallel
    [Show full text]
  • 8Th Generation Intel® Core™ Processors Product Brief
    PRODUCT BRIEF 8TH GENERATION INTEL® CORE™ PROCESSORS Mobile U-Series: Peak Performance on the Go The new 8th generation Intel® Core™ Processor U-series—for sleek notebooks and 2 in 1s elevates your computing experience with an astounding 40 percent leap in productivity performance over 7th Gen PCs,1 brilliant 4K Ultra HD entertainment, and easier, more convenient ways to interact with your PC. With 10 hour battery life2 and robust I/O support, Intel’s first quad-core U-series processors enable portable, powerhouse thin and light PCs, so you can accomplish more on the go. Extraordinary Performance and Responsiveness With Intel’s latest power-efficient microarchitecture, advanced process technology, and silicon optimizations, the 8th generation Intel Core processor (U-series) is Intel’s fastest 15W processor3 with up to 40 percent greater productivity than 7th Gen processors and 2X more productivity vs. comparable 5-year-old processors.4 • Get fast and responsive web browsing with Intel® Speed Shift Technology. • Intel® Turbo Boost Technology 2.0 lets you work more productively by dynamically controlling power and speed—across cores and graphics— boosting performance precisely when it is needed, while saving energy when it counts. • With up to four cores, 8th generation Intel Core Processor U-series with Intel® Hyper-Threading Technology (Intel® HT Technology) supports up to eight threads, making every day content creation a compelling experience on 2 in 1s and ultra-thin clamshells. • For those on the go, PCs enabled with Microsoft Windows* Modern Standby wake instantly at the push of a button, so you don’t have to wait for your system to start up.
    [Show full text]
  • Attacking X86 Processor Integrity from Software
    V0LTpwn: Attacking x86 Processor Integrity from Software Zijo Kenjar and Tommaso Frassetto, Technische Universität Darmstadt; David Gens and Michael Franz, University of California, Irvine; Ahmad-Reza Sadeghi, Technische Universität Darmstadt https://www.usenix.org/conference/usenixsecurity20/presentation/kenjar This paper is included in the Proceedings of the 29th USENIX Security Symposium. August 12–14, 2020 978-1-939133-17-5 Open access to the Proceedings of the 29th USENIX Security Symposium is sponsored by USENIX. V0LTpwn: Attacking x86 Processor Integrity from Software Zijo Kenjar1, Tommaso Frassetto1, David Gens2, Michael Franz2, and Ahmad-Reza Sadeghi1 1Technical University of Darmstadt, Germany {zijo.kenjar,tommaso.frassetto,ahmad.sadeghi}@trust.tu-darmstadt.de 2University of California, Irvine {dgens,franz}@uci.edu Abstract complex, and far from flawless. In the recent past, we Fault-injection attacks have been proven in the past to have seen how seemingly minor implementation bugs at be a reliable way of bypassing hardware-based security the hardware level can have a severe impact on secu- measures, such as cryptographic hashes, privilege and rity [14]. Attacks such as Meltdown [36], Spectre [33], access permission enforcement, and trusted execution Foreshadow [58], and RIDL [62] demonstrate that at- environments. However, traditional fault-injection at- tackers can exploit these bugs from software to bypass tacks require physical presence, and hence, were often access permissions and extract secret data. considered out of scope in many real-world adversary Furthermore, we have seen that the adverse effects settings. of hardware vulnerabilities are not limited to confiden- In this paper we show this assumption may no longer tiality, but can also compromise integrity in principle: be justified on x86.
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • Broadwell Skylake Next Gen* NEW Intel NEW Intel NEW Intel Microarchitecture Microarchitecture Microarchitecture
    15 лет доступности IOTG is extending the product availability for IOTG roadmap products from a minimum of 7 years to a minimum of 15 years when both processor and chipset are on 22nm and newer process technologies. - Xeon Scalable (w/ chipsets) - E3-12xx/15xx v5 and later (w/ chipsets) - 6th gen Core and later (w/ chipsets) - Bay Trail (E3800) and later products (Braswell, N3xxx) - Atom C2xxx (Rangeley) and later - Не включает в себя Xeon-D (7 лет) и E5-26xx v4 (7 лет) 2 IOTG Product Availability Life-Cycle 15 year product availability will start with the following products: Product Discontinuance • Intel® Xeon® Processor Scalable Family codenamed Skylake-SP and later with associated chipsets Notification (PDN)† • Intel® Xeon® E3-12xx/15xx v5 series (Skylake) and later with associated chipsets • 6th Gen Intel® Core™ processor family (Skylake) and later (includes Intel® Pentium® and Celeron® processors) with PDNs will typically be issued no later associated chipsets than 13.5 years after component • Intel Pentium processor N3700 (Braswell) and later and Intel Celeron processors N3xxx (Braswell) and J1900/N2xxx family introduction date. PDNs are (Bay Trail) and later published at https://qdms.intel.com/ • Intel® Atom® processor C2xxx (Rangeley) and E3800 family (Bay Trail) and late Last 7 year product availability Time Last Last Order Ship Last 15 year product availability Time Last Last Order Ship L-1 L L+1 L+2 L+3 L+4 L+5 L+6 L+7 L+8 L+9 L+10 L+11 L+12 L+13 L+14 L+15 Years Introduction of component family † Intel may support this extended manufacturing using reasonably Last Time Order/Ship Periods Component family introduction dates are feasible means deemed by Intel to be appropriate.
    [Show full text]
  • Multiprocessing Contents
    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
    [Show full text]