DOCSLIB.ORG

Silicon Fabrication Process Pdf

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Silicon Fabrication Process Pdf Silicon fabrication process pdf Continue The manufacturing process used to create integrated circuits This article needs additional quotes to verify. Please help improve this article by adding quotes to reliable sources. Non-sources of materials can be challenged and removed. Find sources: Semiconductor Manufacturing - JSTOR Newspaper News Books (September 2008) (Узнайте, как и когда удалить это сообщение шаблона) Масштабирование (узлы процесса) 010 мкм - 1971 006 мкм - 1974 003 мкм - 1977 1,5 мкм - 1981 0 1984 800 нм - 1987 600 нм - 1990 350 нм - 1993 250 нм - 1996 180 нм - 1999 130 нм - 2001 090 нм - 2003 0 65 нм - 2005 045 нм - 2007 032 нм - 2009 022 нм - 2012 014 нм - 2014 010 нм - 2016 007 нм - 2018 005 нм - 2020 Будущее 003 нм - 2022 002 нм - No 2023< Половина узлов Плотность CMOS Устройство (много ворот) Мур закон полупроводниковой промышленности Nanoelectronics vte НАСА Гленн исследовательский центр чистой комнате Внешнее изображение Фото интерьера чистой комнате 300mm fab в ведении TSMC полупроводникового устройства изготовления является процесс, используемый для производства полупроводниковых устройств , как правило , metal-oxide-semiconductor (MOS) devices used in integrated circuits (IC) chips that are present in everyday electrical and electronic devices. This is a multi-step sequence of stages of photolithographic and chemical processing (such as surface passivation, thermal oxidation, planar diffusion and compound insulation), during which electronic circuits are gradually created on a plate of pure semiconductor materials. Silicon is almost always used, but different semiconductor compounds are used for specialized applications. The entire manufacturing process, from the beginning to the packaged chips ready for shipment, takes six to eight weeks and is performed in highly specialized semiconductor plants, also called foundries or fabs. All the manufacture takes place in the clean rooms of these fabs. In more advanced semiconductor devices, such as modern 14/10/7 nm nodes, manufacturing can take up to 15 weeks, with an industry average of 11 to 13 weeks. Production at modern production facilities is fully automated and carried out in an airtightly sealed nitrogen environment to increase yields (the percentage of microchips that function properly in the plate), with automated materials processing systems taking care of transporting plates from machine to machine. transported inside FOUPs, special sealed plastic boxes. All machines and FOUPs contain an internal nitrogen atmosphere. The air inside the machine and FOUPs is usually kept cleaner than the surrounding air in a clean room. This internal atmosphere is known as a mini-environment. Manufacturing plants need a lot of liquid nitrogen to maintain the atmosphere inside the machines and FOUPs, which are constantly cleaned with nitrogen. The size of a particular semiconductor process has certain minimum size and interval rules for functions on each layer of the chip. Often, new semiconductor processes can simply reduce emissions to reduce costs and improve productivity. Early semiconductor processes had arbitrary names such as HMOS III, CHMOS V; later are called by size, for example, by 90 nm of process. By industry standard, each generation of the semiconductor manufacturing process, also known as the technology hub, is equipped with a minimum size of the process object. Technological nodes, also known as technological processes or simply nodes, are usually indicated by the size of nanometers (or historically micrometers) of the length of the transistor gate process. History See also: List of examples of the semiconductor scale, Moore's Law, the integrated MOS scheme, the semiconductor industry and the density of the 20th century transistor First transistors for field effects of oxide metal (MOSFETs) were manufactured by Egyptian engineer Mohamed M. Atallah and Korean engineer Douon Kang at Bell Labs between 1959 and 1960. Initially, there were two types of MOSFET technologies: PMOS (p-type MOS) and NMOS (n-type MOS). Both types were developed by Atalla and Kahng when they originally invented MOSFET, making both PMOS and NMOS devices on 20 microns and 10 microns scales. An improved type of MOSFET technology, CMOS, was developed by Chi-Tan Saha and Frank Wanlass at Fairchild Semiconductor in 1963. CMOS was commercialized by RCA in the late 1960s. Semiconductor manufacturing has since spread from Texas and California in the 1960s to the rest of the world, including Asia, Europe and the Middle East. The 21st century semiconductor industry is a global business today. Leading semiconductor manufacturers tend to have facilities around the world. Samsung Electronics, the world's largest semiconductor manufacturer, has facilities in Korea and the United States. Intel, the second largest manufacturer, has facilities in Europe and Asia as well as in the United States. TSMC, the world's largest clean foundry, has facilities in Taiwan, China, Singapore and the United States. Kvalcomm and Broadcom are among the largest semiconductor companies that outsource their production to companies such as TSMC. They also have objects scattered in different countries. Since 2009, the node has become a commercial name for marketing purposes, indicating a new generation of process technology, with no relation to the length of the gate, metal step or gate step. For example, the 7 nm GlobalFoundries process is similar to Intel's 10 nm thus, the usual notion of a process node has become blurred. In addition, the processes of the TSMC and Samsung 10 nm are only slightly denser than Intel's 14 nm in transistor density. They are actually much closer to The Intel 14 nm process than they are to Intel's 10 nm process (like Samsung's 10 nm fin step processes just like that of Intel's 14 nm process: 42 nm). As of 2019, 14 nanometer and 10 nanometer chips are in mass production by Intel, UMC, TSMC, Samsung, Micron, SK Hynix, Toshiba Memory and GlobalFoundries, with 7 nanometer processors in the mass production of TSMC and Samsung, although their definition of a 7 nanometer node is similar to the 10-nanometer intel process. The 5 nanometer process began in Samsung in 2018. By 2019, the highest-density transistor is the 5 nanometer N5 TSMC with a density of 171.3 million transistors per square millimeter. In 2019, Samsung and TSMC announced plans to produce 3 nanometer nodes. GlobalFoundries decided to stop the development of new nodes beyond the 12 nanometers to save resources, as it determined that the creation of a new phacto to handle sub-12nm orders would be beyond the financial capacity of the company. According to the 2019 version, Samsung is a leader in advanced semiconductor scaling, followed by TSMC and then Intel. A list of steps is a list of processing methods that are used many times throughout the construction of a modern electronic device; this list does not necessarily imply a specific order. The equipment for these processes is manufactured by a handful of companies. All equipment must be tested before the semiconductor plant starts. Waffle wet treatment cleans cleaning with solvents such as acetone, trichloroethylene and ultra-clean water Piranha solution RCA pure surface of the passivation Photolithography Ion implantation (in which dopants are built into the plates creating regions of increased or reduced conductivity) Dry etching of the reactive-ion etching of the atomic etching (ALE) Moist etching plasma ash Thermal Processing Fast Thermal Annal furnace annals thermal oxidation chemical vapor deposition (CVD) Atomic deposition layer (ALD) Physical deposition of steam (PVD) Molecular radiant epitaxy (MBE) Laser lift (for LED production) Electrochemical deposition (ECD). See Electroplastic-Mechanical Polishing (CMP) waffle testing (where electrical performance is tested using automatic testing equipment, laser pruning can also be carried out at this stage) Die training through silicon through production (for three-dimensional integrated circuits) waffle mounting (waffle installation mounted on a metal frame using Dicing tape) backgrinding and polishing (for three-dimensional integrated circuits) plates for thin devices such as smart card or PCMCIA cards or communication plates styling, it can also occur during the dicing plate, in a process known as Bone Before Grind or DBG (27) Communication and Styling (for 3D Integrated Circuits and MEMS) Redistribution of The Production Layer (for WLCSP Packages) Bumping (for Flip Chip BGA, and WLCSP packages) Die cutting or waffle dicing IC packaging attachment Die (die attached to lead frame by conductive paste or die : Wire Communication, Thermosonic Communications, Flip Chip or Tape Automated Communication (TAB) IC encapsulation of molding (using special molding compounds) baking electroplay (a copper plate leads lead shots with tin, to make solder easier) Laser markings or silkscreen printing trim and shapes (separates lead frames from each other, and bends lead frame, and comparisons of the size of the semiconductor manufacturing nodes with some microscopic objects and visible light wavelengths. than about 10 micrometers, the purity of semiconductors was not as big a problem as today's in the manufacture of devices. As the devices become more integrated, cleanrooms should become even cleaner. Today, manufacturers are pushed with filtered air to remove even the smallest particles, which could come to rest on waffles and contribute to defects. Workers at a semiconductor plant are required to wear clean suits to protect devices from
Load more

Recommended publications
  • On-Wafer Fabrication of Cavity Mirrors for Ingan-Based Laser Diode Grown
    www.nature.com/scientificreports OPEN On-wafer fabrication of cavity mirrors for InGaN-based laser diode grown on Si Received: 25 January 2018 Junlei He1,2, Meixin Feng1,3, Yaozong Zhong1, Jin Wang1,4, Rui Zhou1,2, Hongwei Gao1,3, Yu Accepted: 17 April 2018 Zhou1,3, Qian Sun1,2,3, Jianxun Liu1, Yingnan Huang1, Shuming Zhang1,2, Huaibing Wang1, Published: xx xx xxxx Masao Ikeda1 & Hui Yang1,2 Direct bandgap III-V semiconductor lasers grown on silicon (Si) are highly desired for monolithic integration with Si photonics. Fabrication of semiconductor lasers with a Fabry–Pérot cavity usually includes facet cleavage, however, that is not compatible with on-chip photonic integration. Etching as an alternative approach holds a great advantage in preparing cavity mirrors with no need of breaking wafer into bars. However, gallium nitride (GaN) sidewalls prepared by dry etching often have a large roughness and etching damages, which would cause mirror loss due to optical scattering and carrier injection loss because of surface non-radiative recombination. A wet chemical polishing process of GaN sidewall facets formed by dry etching was studied in detail to remove the etching damages and smooth the vertical sidewalls. The wet chemical polishing technique combined with dry etching was successfully applied to the on-wafer fabrication of cavity mirrors, which enabled the realization of room temperature electrically injected InGaN-based laser diodes grown on Si. Silicon photonics call for electrically injected semiconductor laser diodes (LDs) as on-chip light sources1–3. When grown on Si, III-nitride (Al, Ga, In)N semiconductors with a direct-band emission wavelength ranging from 0.2 to 1.8 μm ofer a new approach for achieving on-chip lasers4–7.
    [Show full text]
  • Inside HP Labs... O Dolores Hall Fashions an Array of Light­ Emitting-Diodes at the HPA Division in Palo Alto
    Who let the cat out of the bag? Overall, our size, complexity and success tors have been given extra time to rethink make our activities increasingly news­ and execute their strategy. Your field sales worthy-whether we want that or not. people quickly sense the situation and be­ To see how it works, put yourself in gm to concentrate on other products. And the place of a division marketing manager: you may even have legal problems. All in Through a combination of marketing all it's going to cost a bundle-in loss of tactics, including news releases, press con­ sales, of company reputation and of sense ferences, industry showings and advertis­ of achievement. "Loose as a goose!" ing programs, plus product availability Such potential consequences are by and sales force briefiings, you have plotted no means limited to product introductions. "Leaky as a sieH~" a strategy that you expect will enable your The subject may concern new orders, dol­ at secrets? Arc there an}' left product to hit the market with maximum lar volume of sales, negotiations of various nd here?" impact. Your goal is to have the world of kinds, price changes, expansion plans, im­ customers aU of a sudden buzzing with portant contracts, and technical develop­ the news, clamoring to see and buy-and ments. Leaks of this kind of information getting a big jump on the competition. can be of great interest to the press-and Those comments may sound flippant, Instead, a number of weeks prior to very beneficial and instructive to com­ but actually they represent serious ap­ the grand unveiling, Corporate Public petitors.
    [Show full text]
  • A Review of Different Etching Methodologies and Impact of Various Etchants in Wet Etching in Micro Fabrication
    ISSN (Online) : 2319 – 8753 ISSN (Print) : 2347 - 6710 International Journal of Innovative Research in Science, Engineering and Technology An ISO 3297: 2007 Certified Organization, Volume 3, Special Issue 1, February 2014 International Conference on Engineering Technology and Science-(ICETS’14) On 10th & 11th February Organized by Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India A Review of Different Etching Methodologies and Impact of various etchants in Wet Etching in Micro Fabrication Benjamin. J1, Grace Jency. J2, Vijila. G3 Department of ECE, Karunya University, Karunya Nagar, Coimbatore – 641114, India1, 2, 3 Abstract-- The concept of miniaturization was each and every wafer undergo a lot of etching process. introduced because of advancement in science and The material which is used to protect the wafer from the technology during 1980s. These miniaturized etchants is known as the masking material, which is used structures and designs are of high significance for in many etching steps to resist etching. This masking making up with the macroscopic technology, for the material can be a photoresist and it is patterned using sake of interfacing with microscopic world. The photolithography.Etching can also be referred as making fabrication of micro structures and designs which are cavities and these cavities should have specific depth the advanced applications of micro fabrication are according to the purposes. The depth of such cavities used for the process of micromachining structures in produced can be controlled by etching time and the three dimensions as it is essential for interfacing with etching rate.
    [Show full text]
  • Hewlett-Packard Company ("HP") 3000 Hanover Street Palo Alto, California 94304
    The NASDAQ Stock Market LLC Form 1 - Exhibit C, Tab 29 Name and Address: Hewlett-Packard Company ("HP") 3000 Hanover Street Palo Alto, California 94304 Details of organization: Stock corporation organized under in its current form under the General Corporation law of the State of Delaware on February 11, 1998. Contractual relationship: The Nasdaq Stock Market, Inc. and HP are parties to Master Lease and Financing Agreements dated October 26,2004 and October 27,2004 and an Enterprise Site License Agreement dated November 15,2004, and 11/15/04. Business or functions: Hewlett-Packard provides the servers and operating systems software for the systems that comprise the Nasdaq Market Center and securities information processor. Certificate of Incorporation: Attached as Exhibit A. By-Laws: Attached as Exhibit B. Officers, Governors, and Standing Committee Members Attached as Exhibit C. I, HARRIET SMITH WINDSOR, SECRETARY OF STATE OF THE STATE OF DELAWARE, DO HEREBY CER!CIPY THE ATTACHED IS A TRUE AND CORRECT COPY OF THE CERTIFICATE OF INCORPORATION OF "HBWLETT-PACRARD COMPANY", FILED IN THIS OFFICE ON THE ELEVENTH DAY OF FEBRUARY, A.D. 1998, AT 5 O'CLOCK P.M. 5d-%b Huric Smith Windsor. kr~yof State 2858384 8100 AUTBEWTICATION: 1665671 020170126 * DATE: 03-14-02 - STATE OF DWiAMARE SZCRETARP OF STAR DXVfSICHI OF CORRaRPTIWS FZW 05: 00 FW 02/11/2998 981055490 - 2858384 CERTIFICATE OF INCORPORATION HEWLET'#'-PACKARD COMPANY ARTICLE I The name of this corporation is Hewlett-Packard Company (the "Corporationn). The addresa of the Corporation's registered office in the State of Ddawan is 1209 Orange Strat, Wilmington, Delaware 19801, County ofNew Castle.
    [Show full text]
  • Etch Overview for Microsystems Primary Knowledge Participant Guide
    Etch Overview for Microsystems Primary Knowledge Participant Guide Description and Estimated Time to Complete This Learning Module introduces the most common etch processes used in the fabrication of microsystems. Activities allow you to demonstrate your understanding of the terminology and basic concepts of these processes. This unit provides an overview of the etch processes as they apply to the fabrication of Microsystems or Microelectromechanical Systems (MEMS). It is designed to provide basic information on the etch processes and how they are used in the fabrication of MEMS. This unit will introduce you to etch terminology, purpose and processes. Additional instructional units provide more in-depth discussion of the topics introduced in this overview. Estimated Time to Complete Allow at least 30 minutes to review. Southwest Center for Microsystems Education (SCME) Page 1 of 21 Fab_Etch_PK00_PG_April2017.docx Etch Overview PK Introduction Pattern Transfer For microsystems fabrication etch is a process that removes select materials from • the wafer's surface, • below the wafer's surface, or • from within the substrate. The etch process normally follows photolithography or deposition during which a protective masking layer is applied to the wafer's surface. The protective masking layer is used to identify the material to be etched and to protect material that is to remain. The figure labeled “Pattern Transfer,” illustrates a mask pattern transferred into a photosensitive layer, shown in red (masking layer), on the wafer's surface (Photolithography Process). During the Etch Process (right), that pattern is transferred into the surface layer, removing exposed areas of the surface layer and leaving areas in the underlying layer open to a subsequent process step.
    [Show full text]
  • High Resolution Inductively Coupled Plasma Etching of 30 Nm Lines and Spaces in Tungsten and Silicon Andrew L
    High resolution inductively coupled plasma etching of 30 nm lines and spaces in tungsten and silicon Andrew L. Goodyeara) and Sinclair Mackenzie Oxford Instruments Plasma Technology, North End, Yatton, Bristol, United Kingdom Deirdre L. Olynick and Erik H. Anderson Lawrence Berkeley National Laboratory, Berkeley, California ͑Received 1 June 2000; accepted 23 August 2000͒ Dry etching of 30 nm features was investigated for x-ray and integrated electronics applications. These typically require etching of either a tungsten absorber layer or a silicon mold. Through the use of an inductively coupled plasma source and accurate control over substrate temperature it was possible to achieve highly anisotropic patterning of tungsten and silicon. Densely patterned features as small as 30 nm and at pitches of 70 nm were etched in tungsten and silicon, to depths of 100 and 200 nm, respectively. © 2000 American Vacuum Society. ͓S0734-211X͑00͒18406-9͔ I. INTRODUCTION takes this process further by producing the densely packed fine features with better sidewalls and higher aspect ratios. Patterning of sub-100 nm features has become essential This is critical for the production of the highest resolution for advanced research and development in electronics, op- x-ray optics. tics, and material science applications. This is especially true The etching of these fine features requires advanced and for x-ray applications such as microscopy zone plate lenses. sophisticated processes and equipment. The high ion density, The critical steps in the production of densely packed sub- low pressure ICP etch regime is one of the few ways to 100 nm features for x-ray applications are high resolution provide highly anisotropic profiles with excellent control e-beam lithography and precisely controlled dry etching of over selectivity to mask materials.
    [Show full text]
  • January-February 1991
    HP Labs: singular! 3 For 2:) y<'ars, HP Lahoratories ha.... (pd HP's long-rangt' rest'arch. page 10 Driving up quality at Ford 10 Ford amI liP team to develop an ele<.'troni<- toolhox for automohiles. Your turn 14 History in a box 15 HP's profl'ssional ar('hives is a trt'aSUfC'-trov(' of information. Open for business: Silicon Valley's new garage 19 A million people a year art' expected to visit a new high-tl'eh {·xhihil. People 22 ,Jim Hanl('Y's inten'sts range from high tN'h to primitiw art. No room for dinosaurs 25 1900 was a da....sie exampll' ofttw constant Ill'ell to adapt to change. Letter from John Young 27 John ('xplains hew,; HP's new organizational structure is taking shape. ExtraMeasure 29 MEASURE Editor AssocIate edrtor Aft D,rector GraphiC des,gner Crrculat.on JoyCoIemon Belly Gerard Annerte Yc10VllZ Thomas J Brown Kathleen Miller Measure IS published SI' t'mes a year lor emplayees ana assoclctes 01 HewleN·Packard Compo<1y Produced by Corporate PublIC RelaIJon\ Employee CommunlcaIJon\ Department Brad Whll'worttl manager Addless correspondence 10 Measure....ew'e"·Pac~ard Companv. WBR PO Box 10301 Palo Alto. Calitornla 9<1303-0890 UY>. (.l15) 857-4146 Report changes ol address 10 yOU' local perSOnnel deportment c Copynghl 1991 by HewlelT Pac~ard Company MoIenal may be reprinted wllh permiSSIon Member. Inlerna1ranal Association of BUSiness Communicators Hewlert·Packard Company IS an International monufacturer 01 measurement ana computaTion products and sy.;lems recognized lOt excellence In quality and support The compony's products and services ore used ,n Industry.
    [Show full text]
  • Mos Technology, 1963-1974: a Dozen Crucial Years
    One of IBM’s most important MOS Technology, 1963-1974: A Dozen Crucial Years contributions to MOS research came from the Components Division, which was responsible for developing by Ross Knox Bassett and manufacturing bipolar transistors for its large computer systems and had very little interest in MOS transistors line can be drawn from the as such. As part of its work on Frosch’s and Derick’s work on bipolar transistors, Donald Kerr and silicon dioxide to the MOS (metal- a group of engineers had discovered A that depositing small amounts of oxide-semiconductor) transistor’s domi- nance of semiconductor technology, phosphorous on the silicon-dioxide but it is neither short nor straight. That surface and forming a layer of line has several discernable segments, phosphosilicate glass (PSG) could first from Frosch and Derick’s work, limit the amount of leakage in bipolar until 1963. In this interval, by and transistors and play an important role large, no one thought seriously about a in enhancing the stability of MOS metal-oxide-semiconductor as a viable transistors. Jerome Eldridge and Pieter technology in its own right. The second Balk from IBM Research implemented segment runs from 1963, when the this work by using thin layers of combination of integrated circuits and PSG to make stable MOS devices. the planar manufacturing process had Other important work on the physics FIG. 2. Drawing of Atalla and Kahng’s “silicon-silicon dioxide surface device,” now known as and chemistry of MOS devices done led people to see MOS transistors as a the MOS transistor, from a 1961 Bell Labs technical memorandum by Kahng.
    [Show full text]
  • Agood Forty Years
    Agood forty years... No trumpets blew when Dave Packard and Bill Hewlett walked up to receive their 40th year service awards from John Young on December 18. A few reminis­ cences and they turned to the business at hand: passing out 25·, 30- and 35-year I awards to other HP veterans gathered for the annual Bay Area awards luncheon. Of course, technically speaking, these weren't even the first 40-year awards handed out at Hewlett-Packard- that honor had already gone to a handful of Waltham Division employees who were credited with years spent working for a venerable acquisition, the Sanborn Company. And yet, those 40-year awards to Dave and Bill last month were clearly something quite special in the history of the company they founded four decades ago. For a few minutes the co-founders thought back to those early days in Palo Alto when they were beginning to build devices in a garage workshop during Dave Packard and Bill Hewlett mark 40 years 01 Hewlett-Packard service with a handshake. The ollicial starting date 01 the company's co-launders was January 1,1939. spare hours sandwiched between graduate study and work at Stanford University. The idea of having their own com­ pany had occurred to the young men five years earlier when they were engineering undergraduates together at Stanford. By the end of 1938 they were halfway to that goal-Dave Packard and his wife Lucile living in an apartment in downtown Palo Cover: After receiving their 40-year Alto, Bill Hewlett batching in a cottage service awards last month, HP founders Dave Packard (left) and Bill Hewlett (right) looked over some photographs of the company's earlier days.
    [Show full text]
  • 2015 IEDM Conference Proceedings
    2015 IEDM Conference Proceedings For More Information Social Networks: IEDM Online: ieee-iedm.org ieee-iedm.org/social-media Table of Contents Intro .....................................................3 Committees ...........................................3 Topics of Interest ....................................7 Program: Tutorials ................................................8 Short Courses ........................................8 Plenary Session ......................................9 Focus Session ........................................9 Technical Program ................................10 IEDM Luncheon ....................................11 Panel Discussion ..................................11 Entrepreneur’s Luncheon ........................11 Abstracts, Bios for Tutorials, Short Courses & Technical Program ......................Appendix 2020 IEEE International Electron Devices Meeting 2 Intro IEEE International Electron Devices Meeting (IEDM) is the world’s preeminent forum for reporting technological breakthroughs in the areas of semiconductor and electronic device technology, design, manufacturing, physics, and modeling. IEDM is the fl agship conference for nanometer-scale CMOS transistor technology, advanced memory, displays, sensors, MEMS devices, novel quantum and nano-scale devices and phenomenology, optoelectronics, devices for power and energy harvesting, high-speed devices, as well as process technology and device modeling and simulation. Digital & Social Media •LinkedIn: https://www.linkedin.com/groups/7475096/ •Twitter:
    [Show full text]
  • Agilent Technologies' Spin­ Make It Acceptable for Printing'?" with Any Employees
    FROM THE EDITOR can't say exactly when I became meeting to talk ""ith customers or a big fan of CEO Lew Platt, but visitors-and ended up staying I think it was one day in Febru­ longer than either of you imagined ary 1993. he would. He cares deeply about. I had written a MEASURE article the personal tonch. about HP's order-fulfillment problems. For the past few years, Lew has A couple of senior executives felt the gotten into the habit of eating lunch (one was too honest. Lew was asked with several of us from HP Communi­ to arbitrate the dispute. In many cations. I think he enjoyed the fact companies, that would have been that we rarely talk about work. an easy decision: senior executives 1, Name a topic-sports, current events, employee publication O. fine wine, photography, literature, Lew walked over to my office and wombats-and Lew invmiably explained-almost apologetically­ knows more about it than anyone On the cover: Carly Fiorina, that the article had some problems at the table. HP's new president and and needed to be pulled from the Here's a guy who regularly coun­ CEO, sets a fast and ener· getic pace for the company magazine, which was due to go to the sels and dines with CEOs, world lead­ to follow. Retiring President printer within a few days. I countered, ers and royalty; yet, he seems equally and CEO Lew Platt is non­ "You mean there's no middle ground? happy eating chicken strips and fries executive chairman of the HP Board while overseeing There's no way to edit the story to in the company cafeteria and t.alking Agilent Technologies' spin­ make it acceptable for printing'?" with any employees.
    [Show full text]
  • Memristor Devices: Fabrication, Characterization, Simulation
    MEMRISTOR DEVICES: FABRICATION, CHARACTERIZATION, SIMULATION, AND CIRCUIT DESIGN Thesis Submitted to The School of Engineering of the UNIVERSITY OF DAYTON In Partial Fulfillment of the Requirements for The Degree of Master of Science in Electrical Engineering By Chris Yakopcic Dayton, Ohio August, 2011 MEMRISTOR DEVICES: FABRICATION, CHARACTERIZATION, SIMULATION, AND CIRCUIT DESIGN Name: Yakopcic, Chris APPROVED BY: _________________________________ _________________________________ Tarek M. Taha, Ph.D. Guru Subramanyam, Ph.D. Advisory Committee Chairman Committee Member Associate Professor Chair and Professor Electrical and Computer Engineering Electrical and Computer Engineering _________________________________ Andrew Sarangan, Ph.D. Committee Member Associate Professor Electro-Optics _________________________________ _________________________________ John G. Weber, Ph.D. Tony E. Saliba, Ph.D. Associate Dean Dean, School of Engineering School of Engineering & Wilke Distinguished Professor ii ©Copyright by Chris Yakopcic All Rights Reserved 2011 iii ABSTRACT MEMRISTOR DEVICES: FABRICATION, CHARACTERIZATION, SIMULATION, AND CIRCUIT DESIGN Name: Yakopcic, Chris University of Dayton Advisor: Dr. Tarek M. Taha Significant interest has been placed on developing systems based on memristors since the initial fabrication by HP Labs in 2008 [1]. The memristor is a nanoscale device with dynamic resistance that is able to retain the last programmed resistance value after power is removed from the device. This property shows that the memristor can be used as a non-volatile memory component, and has potential to enhance many types of systems, such as high density memory, and neuromorphic computing architectures. This thesis presents the fabrication and characterization results obtained based memristor devices developed at the University of Dayton. In addition, a comparison between the existing memristor device models was completed to show how the memristor can be used in a multistate operation.
    [Show full text]