Intel 440BX Agpset: 82443BX Host Bridge/Controller
Total Page：16
File Type：pdf, Size：1020Kb
Intel® 440BX AGPset: 82443BX Host Bridge/Controller Datasheet April 1998 Order Number: 290633-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. The 82443BX chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available upon request. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by: calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com. Copyright © Intel Corporation, 1997-1998 *Third-party brands and names are the property of their respective owners. 82443BX Host Bridge Datasheet Intel 82443BX Features • Processor/host bus support • AGP interface — Optimized for Pentium® II — Supports single AGP compliant processor at 100 MHz system bus device (AGP-66/133 3.3V device) frequency; Support for 66 MHz — AGP Specification Rev 1.0 — Supports full symmetric compliant Multiprocessor (SMP) Protocol for — AGP-data/transaction flow up to two processors; I/O APIC optimized arbitration mechanism related buffer management support — AGP side-band interface for efficient (WSC# signal) request pipelining without — In-order transaction and dynamic interfering with the data streams deferred transaction support — AGP-specific data buffering — Desktop optimized GTL+ bus driver — Supports concurrent CPU, AGP and technology (gated GTL+ receivers PCI transactions to main memory for reduced power) — AGP high-priority transactions • Integrated DRAM controller (“expedite”) support — 8 to 512 Mbytes or 1GB (with • Power Management Functions registered DIMMs) — Stop Clock Grant and Halt special — Supports up to 4 double-sided cycle translation (host to PCI Bus) DIMMs (8 rows memory) — Mobile and “Deep Green” Desktop — 64-bit data interface with ECC support for system suspend/resume support (SDRAM only) (i.e., DRAM and power-on suspend) — Unbuffered and Registered — Dynamic power down of idle DRAM SDRAM (Synchronous) DRAM rows Support (x-1-1-1 access @ 66 MHz, — SDRAM self-refresh power down x-1-1-1 access @ 100 MHz) support in suspend mode — Enhanced SDRAM Open Page — Independent, internal dynamic clock Architecture Support for 16- and gating reduces average power 64-Mbit DRAM devices with 2k, 4k dissipation and 8k page sizes — Static STOP CLOCK support — Power-on Suspend mode • PCI bus interface — Suspend to DRAM — PCI Rev. 2.1, 3.3V and 5V, 33MHz — ACPI compliant power management interface compliant — PCI Parity Generation Support • Packaging/Voltage — Data streaming support from PCI to —492 Pin BGA DRAM — 3.3V core and mixed 3.3V and GTL — Delayed Transaction support for I/O PCI-DRAM Reads • Supporting I/O Bridge — Supports concurrent CPU, AGP and — System Management Bus (SMB) PCI transactions to main memory with support for DIMM Serial Presence Detect (SPD) — PCI-ISA Bridge (PIIX4E) — Power Management Support — 3.3V core and mixed 5V, 3.3V I/O and interface to the 2.5V CPU signals via open-drain output buffers The Intel® 440BX AGPset is intended for the Pentium® II processor platform and emerging 3D graphics/multimedia applications. The 82443BX Host Bridge provides a Host-to-PCI bridge, optimized DRAM controller and data path, and an Accelerated Graphic Port (AGP) interface. AGP is a high performance, component level interconnect targeted at 3D graphics applications and is based on a set of performance enhancements to PCI. The Intel 82443BX may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Current characterized errata are available on request. 82443BX Host Bridge Datasheet iii The I/O subsystem portion of the Intel® 440BX AGPset platform is based on the 82371EB (PIIX4E), a highly integrated version of the Intel’s PCI-ISA bridge family. The Intel® 440BX AGPset is ideal for the Mobile AGPset Pentium II processor platforms; providing full support for all system suspend modes and segmented power planes. Intel 82443BX Simplified Block Diagram A[31:3]# AD[31:0] ADS# C/BE[3:0]# BPRI# FRAME# BNR# TRDY# CPURST# IRDY# DBSY# Host DEVSEL# DEFER# Interface PCI Bus PAR HD[63:0]# Interface SERR# HIT# (PCI #0) PLOCK# HITM# STOP# HLOCK# HREQ[4:0]# PHOLD# HTRDY# PHLDA# DRDY# WSC# RS[2:0]# PREQ0# PREQ[4:1]# RASA[5:0]/CSA[5:0]# PGNT0# RASB[5:0]/CSB[5:0]# PGNT[4:1]# CKE[3:2]/CSA[7:6]# CKE[5:4]/CSB[7:6]# GAD[31:0] CASA[7:0]/DQMA[7:0] GC/BE[3:0]# CASB[5,1]/DQMB[5,1] GFRAME# GCKE/CKE1 GIRDY# DRAM SRAS[B,A]# GTRDY# CKE0/FENA Interface GSTOP# SCAS[B,A]# GDEVSEL# MAA[13:0] GREQ# MAB[13,12#,11#,10,9#:0#] AGP GGNT# WEA# Interface GPAR WEB# MD[63:0] PIPE# MECC[7:0] SBA[7:0] RBF# STOP# HCLKIN ST[2:0] PCLKIN ADSTB_A GTLREF[B:A] ADSTB_B AGPREF SBSTB VTT[B:A] REF5V Clocks, Reset, PCIRST# Power CLKRUN# Test, CRESET# Mgnt SUSTAT# BREQ0# and BXPWROK TESTIN# Misc. GCLKO GCLKIN DCLKO DCLKWR BX_BLK.VSD iv 82443BX Host Bridge Datasheet Contents 1 Architectural Overview...............................................................................................1-1 2 Signal Description......................................................................................................2-1 2.1 Host Interface Signals...................................................................................2-1 2.2 DRAM Interface ............................................................................................2-3 2.3 PCI Interface (Primary) .................................................................................2-5 2.4 Primary PCI Sideband Interface ...................................................................2-6 2.5 AGP Interface Signals...................................................................................2-7 2.6 Clocks, Reset, and Miscellaneous ................................................................2-9 2.7 Power-Up/Reset Strap Options...................................................................2-10 3 Register Description...................................................................................................3-1 3.1 I/O Mapped Registers ...................................................................................3-2 3.1.1 CONFADD—Configuration Address Register..................................3-2 3.1.2 CONFDATA—Configuration Data Register .....................................3-3 3.1.3 PM2_CTL—ACPI Power Control 2 Control Register .......................3-4 3.2 PCI Configuration Space Access..................................................................3-4 3.2.1 Configuration Space Mechanism Overview .....................................3-5 3.2.2 Routing the Configuration Accesses to PCI or AGP ........................3-5 3.2.3 PCI Bus Configuration Mechanism Overview ..................................3-6 3.2.3.1 Type 0 Access ....................................................................3-6 3.2.3.2 Type 1 Access ....................................................................3-6 3.2.4 AGP Bus Configuration Mechanism Overview ................................3-6 3.2.5 Mapping of Configuration Cycles on AGP .......................................3-7 3.3 Host-to-PCI Bridge Registers (Device 0) ......................................................3-8 3.3.1 VID—Vendor Identification Register (Device 0).............................3-10 3.3.2 DID—Device Identification Register (Device 0) .............................3-10 3.3.3 PCICMD—PCI Command Register (Device 0)..............................3-11 3.3.4 PCISTS—PCI Status Register (Device 0) .....................................3-12 3.3.5 RID—Revision Identification Register (Device 0) ..........................3-13 3.3.6 SUBC—Sub-Class Code Register (Device 0) ...............................3-13 3.3.7 BCC—Base Class Code Register (Device 0) ................................3-13 3.3.8 MLT—Master Latency Timer Register (Device 0)..........................3-14 3.3.9 HDR—Header Type Register (Device 0) .......................................3-14 3.3.10 APBASE—Aperture Base Configuration Register (Device 0)........3-14 3.3.11 SVID—Subsystem Vendor Identification Register (Device 0)........3-15 3.3.12 SID—Subsystem Identification Register (Device 0).......................3-16 3.3.13 CAPPTR—Capabilities Pointer Register (Device 0) ......................3-16 3.3.14 NBXCFG—NBX Configuration Register (Device 0).......................3-16