DOCSLIB.ORG

VHDL Modelling Guidelines Simulation and Documentation Aspects

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
VHDL Modelling Guidelines Simulation and Documentation Aspects Second draft, 23 February 1997 CENELEC TC217/WG2 report 2.14 English version VHDL Modelling Guidelines Simulation and Documentation Aspects This CENELEC Report is under preparation and review by the Technical Committee CENELEC TC 217 Working Group 2. CENELEC members are the national electrotechnical committees of Austria, Belgium, Denmark, Finland, France, Germany, Greece, Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland and United Kingdom. CENELEC European Committee for Electrotechnical Standardisation Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung Central Secretariat: rue de Stassart 35, B-1050 Brussels CENELEC TC217/WG2 report 2.142 Second draft, 23 February 1997 3DJH LQWHQWLRQDOO\ OHIW EODQN Second draft, 23 February 19973 CENELEC TC217/WG2 report 2.14 )25(:25' 7KLV 7HFKQLFDO 5HSRUW LV WKH ILUVW GUDIW RI WKH &(1(/(& 7&:* UHSRUW 7KH UHSRUW LV GHULYHG IURP WKH (XURSHDQ 6SDFH $JHQF\ V (6$©V 9+'/ 0RGHOOLQJ *XLGHOLQHV UHIHUHQFH $6,& LVVXH GDWHG 6HSWHPEHU 7KLV GUDIW KDV EHHQ SUHSDUHG WDNLQJ LQWR DFFRXQW FRPPHQWV IURP &(1(/(& :* PHPEHUV SUHVHQWHG RQ WKH GHGLFDWHG HPDLO UHIOHFWRU 7KH DXWKRU ZRXOG OLNH WR WKDQN DOO FRQWULEXWRUV IRU WKHLU YDOXDEOH LQSXW 7KH (6$ 9+'/ 0RGHOOLQJ *XLGHOLQHV KDYH EHHQ XVHG LQ (6$ GHYHORSPHQW DQG VWXG\ FRQWUDFWV WR HQVXUH KLJKTXDOLW\ PDLQWDLQDEOH 9+'/ PRGHOV 7KH\ KDYH EHHQ SUHSDUHG E\ 3HWHU 6LQDQGHU ZLWK VXSSRUW IURP 6DQGL +DELQF ERWK DW WKH (6$(67(& 0LFURHOHFWURQLFV DQG 7HFKQRORJ\ 6HFWLRQ :60 32 %R[ $* 1RRUGZLMN 7KH 1HWKHUODQGV 7KH (6$ 9+'/ 0RGHOOLQJ *XLGHOLQHV DUH EDVHG RQ WKH H[SHULHQFH JDLQHG IURP (6$ FRQWUDFWV LQ WKLV DUHD GXULQJ VHYHUDO \HDUV IHHGEDFN IURP WKH FRQWUDFWLQJ FRPSDQLHV ZRUNLQJ IRU (6$ DQG YDULRXV LQIRUPDWLRQ IRXQG LQ DUWLFOHV QRQ9+'/ FRGLQJ JXLGHOLQHV DQG RQ WKH ,QWHUQHW CENELEC TC217/WG2 report 2.144 Second draft, 23 February 1997 3DJH LQWHQWLRQDOO\ OHIW EODQN Second draft, 23 February 19975 CENELEC TC217/WG2 report 2.14 7DEOH RI FRQWHQWV ,1752'8&7,21 3XUSRVH DQG VFRSH $SSOLFDEOH 'RFXPHQWV 5HIHUHQFH 'RFXPHQWV 5(48,5(0(176 )25 $// .,1'6 2) 02'(/6 *HQHUDO 1DPHV &RPPHQWV 7\SHV )LOHV 6LJQDOV DQG SRUWV $VVHUWLRQV DQG UHSRUWLQJ 6XESURJUDPV SURFHVVHV HQWLWLHV DUFKLWHFWXUHV FRPSRQHQW GHFODUDWLRQV &RQILJXUDWLRQV 3DFNDJHV 'HVLJQ OLEUDULHV &RQVWUXFWV WR EH DYRLGHG 9HULILFDWLRQ )LOH RUJDQLVDWLRQ $'',7,21$/ 5(48,5(0(176 0RGHOV IRU &RPSRQHQW VLPXODWLRQ 1DPHV 7\SHV 0RGHO LQWHUIDFH 0RGHOV IRU %RDUGOHYHO VLPXODWLRQ 1DPHV 0RGHO LQWHUIDFH +DQGOLQJ RI XQNQRZQ YDOXHV 7LPLQJ 5HSRUWLQJ 9HULILFDWLRQ 0RGHOV IRU 6\VWHPOHYHO VLPXODWLRQ 0RGHO LQWHUIDFH 9HULILFDWLRQ 7HVWEHQFKHV $XWRPDWHG YHULILFDWLRQ $33(1',; $ $%%5(9,$7,216 $33(1',; % &203$7,%,/,7< %(7:((1 9+'/ $1' 9+'/ $33(1',; & &$/&8/$7,21 2) 9+'/ /,1( &29(5$*( $33(1',; ' 9+'/ &2'( (;$03/(6 $33(1',; ( 6(/(&7,21 2) 6,08/$7,21 &21',7,21 CENELEC TC217/WG2 report 2.146 Second draft, 23 February 1997 3DJH LQWHQWLRQDOO\ OHIW EODQN Second draft, 23 February 19977 CENELEC TC217/WG2 report 2.14 ,1752'8&7,21 3XUSRVH DQG VFRSH 7KLV GRFXPHQW GHILQHV UHTXLUHPHQWV RQ 9+'/ PRGHOV DQG WHVWEHQFKHV ,W FRQFHUQV VLPXODWLRQ DQG GRFXPHQWDWLRQ DVSHFWV RI 9+'/ PRGHOV VSHFLILF DVSHFWV IRU ORJLF V\QWKHVLV IURP 9+'/ KDYH QRW EHHQ LQFOXGHG 1HYHUWKHOHVV WKH UHTXLUHPHQWV RI WKLV GRFXPHQW DUH FRPSDWLEOH ZLWK WKH XVH RI ORJLF V\QWKHVLV 7KH GRFXPHQW LV IRFXVHG RQ GLJLWDO PRGHOV VSHFLILF UHTXLUHPHQWV IRU DQDORJ PRGHOOLQJ KDYH QRW EHHQ FRYHUHG 7KH UHTXLUHPHQWV DUH QRW DSSOLFDEOH IRU WKH FDVH ZKHQ D GHVLJQ GDWDEDVH LV WUDQVIHUUHG LQ 9+'/ IRUPDW DV D QHWOLVW 7KH UHTXLUHPHQWV DUH WDUJHWHG WR WKH ILQDOLVHG PRGHOV UDWKHU WKDQ WKH PRGHOV GXULQJ WKH GHYHORSPHQW 7KH SXUSRVH RI WKHVH UHTXLUHPHQWV LV WR HQVXUH D KLJK TXDOLW\ RI WKH GHYHORSHG 9+'/ PRGHOV VR WKH\ FDQ EH HIILFLHQWO\ XVHG DQG PDLQWDLQHG ZLWK D ORZ HIIRUW WKURXJKRXW WKH IXOO OLIHF\FOH RI WKH PRGHOOHG KDUGZDUH 7KH UHTXLUHPHQWV DUH EDVHG RQ WKH 9+'/ VWDQGDUG WR PLQLPLVH IXWXUH PDLQWHQDQFH HIIRUWV IRU XSGDWLQJ PRGHOV +RZHYHU LW LV UHFRPPHQGHG WR NHHS WKH PRGHOV EDFNZDUG FRPSDWLEOH ZLWK 9+'/ DV IDU DV SRVVLEOH VLQFH VRPH WRROV KDYH QRW EHHQ XSGDWHG 7KH UHTXLUHPHQWV KDYH EHHQ VWUXFWXUHG LQ D JHQHUDO SDUW DSSOLFDEOH WR DOO 9+'/ PRGHOV DQG DGGLWLRQDO UHTXLUHPHQWV DSSOLFDEOH WR GLIIHUHQW NLQGV RI PRGHOV &RPSRQHQW 6LPXODWLRQ %RDUGOHYHO VLPXODWLRQ DQG 6\VWHPOHYHO VLPXODWLRQ ,Q DGGLWLRQ 9+'/ FRGH H[DPSOHV KDYH EHHQ LQFOXGHG WR SURYLGH VRPH JXLGDQFH WR WKH 9+'/ GHYHORSHU $SSOLFDEOH 'RFXPHQWV $' ,((( 6WDQGDUG 9+'/ /DQJXDJH 5HIHUHQFH 0DQXDO ,((( 6WG -XQH $' ,((( 6WDQGDUG 0XOWLYDOXH /RJLF 6\VWHP IRU 9+'/ 0RGHO ,QWHURSHUDELOLW\ VWGBORJLFB ,((( 6WG 0D\ 5HIHUHQFH 'RFXPHQWV 5' ,((( 6WDQGDUG 9+'/ /DQJXDJH 5HIHUHQFH 0DQXDO ,((( 6WG 0DUFK 5' ,((( 6WDQGDUGV ,QWHUSUHWDWLRQV ,((( 6WDQGDUG 9+'/ /DQJXDJH 5HIHUHQFH 0DQXDO ,((( 6WG ,17 RU ODWHVW YHUVLRQ 5' 6WDQGDUG 9,7$/ $6,& 0RGHOLQJ 6SHFLILFDWLRQ ,((( 6WG 5' 6WDQGDUG 9+'/ 0DWKHPDWLFDO 3DFNDJHV ,((( 6WG 3 5' 6WDQGDUG 9+'/ 6\QWKHVLV 3DFNDJHV ,((( 6WG 3 CENELEC TC217/WG2 report 2.148 Second draft, 23 February 1997 5(48,5(0(176 )25 $// .,1'6 2) 02'(/6 *HQHUDO 7KH PRGHOV VKDOO EH ZULWWHQ LQ 9+'/ DV GHILQHG LQ $' $OO FRGH VKDOO EH ZULWWHQ ZLWK WKH LQWHQW WR EH VLPXODWRU LQGHSHQGHQW DV IDU DV SRVVLEOH XVLQJ DOO DYDLODEOH LQIRUPDWLRQ WKH XVH RI QRQVWDQGDUG FRQVWUXFWV RU VXSHUVHWV LV QRW DOORZHG 1RWH WKDW WKH FRGH LV QRW QHFHVVDULO\ FRUUHFW MXVW EHFDXVH LW FRPSLOHV DQG H[HFXWHV RQ RQH VLPXODWRU ZLWKRXW HUURUV PDQ\ WRROV GR QRW GHWHFW DOO SRVVLEOH HUURUV ,Q FDVH RI DPELJXLWLHV WKH LQWHUSUHWDWLRQV LQ 5' VKDOO KDYH SUHFHGHQFH 7KH PRGHOV VKDOO EH FRGHG VR UXQWLPH HUURUV FDQ QHYHU RFFXU GXH WR PRGHO LWVHOI VXFK DV GLYLVLRQ E\ ]HUR UDQJH HUURU HWF $OO PRGHOV VKDOO EH FRPSOLDQW ZLWK 9+'/ DV GHILQHG LQ $' 7R DOORZ EDFNZDUG FRPSDWLELOLW\ ZLWK 9+'/ WKH 9+'/ FRGH VKDOO DV IDU DV SRVVLEOH DOVR EH FRPSOLDQW ZLWK 5' 7KH EHQHILWV RI XVLQJ WKH QHZ IHDWXUHV RI 9+'/ VKRXOG EH DVVHVVHG EHIRUH EHLQJ HPSOR\HG $OO GRFXPHQWDWLRQ LGHQWLILHUV FRPPHQWV PHVVDJHV ILOH QDPHV HWF VKRXOG XVH RU EH EDVHG RQ WKH (QJOLVK ODQJXDJH ([FHSWLRQDOO\ PRGHOV RQO\ LQWHQGHG IRU ORFDO RU QDWLRQDO XVDJH IRU WKH IRUHVHHDEOH IXWXUH PLJKW XVH WKH ORFDO ODQJXDJH ZKHQ EHQHILFLDO 7KH FRGH VKDOO EH FRQVLVWHQW LQ ZULWLQJ VW\OH DQG QDPLQJ FRQYHQWLRQV 7KH 9+'/ UHVHUYHG ZRUGV VKDOO DSSHDU LQ XQLIRUP FDVLQJ WKH\ VKDOO HLWKHU DOO DSSHDU LQ ORZHUFDVH RU DOO DSSHDU LQ XSSHUFDVH ,W LV UHFRPPHQGHG WR ZULWH LGHQWLILHUV XVLQJ PL[HG FDVLQJ 7KH VDPH FRQVLVWHQW FDVLQJ VKDOO EH XVHG LQ DOO WKH FRGH RI D PRGHO ZLWK WKH H[FHSWLRQ RI VWDQGDUG SDFNDJHV 7KH FRGH VKDOO EH FRQFLVH DQG XVH WKH PRVW VWUDLJKWIRUZDUG DQG LQWXLWLYH FRQVWUXFWV 8VLQJ PRUH FRGH WKDQ QHFHVVDU\ OHDGV WR SRRUHU UHDGDELOLW\ DQG ORZHU VLPXODWLRQ VSHHG :KHUHYHU SRVVLEOH XQXVHG SDUWV RI WKH FRGH VKDOO EH UHPRYHG 7HPSRUDU\ DVVLJQPHQWV VKRXOG QRW EH XVHG XQOHVV QHFHVVDU\ 7KH FRGH VKDOO HPSKDVLVH JRRG UHDGDELOLW\ ,W VKDOO FRQWDLQ PD[LPXP RQH VWDWHPHQW SHU OLQH DQG KDYH PD[LPXP FKDUDFWHUV SHU OLQH 7KH FRGH VKDOO EH SURSHUO\ LQGHQWHG IRU H[DPSOH XVLQJ VSDFH FKDUDFWHUV WKH LQGHQWDWLRQ VKDOO EH WKH VDPH LQ DOO WKH FRGH 7KH 7$% FKDUDFWHU VKDOO QRW EH XVHG EHLQJ HQYLURQPHQW GHSHQGHQW 5HODWHG FRQVWUXFWV VKRXOG EH JURXSHG WRJHWKHU DQG WKHVH JURXSV VKRXOG EH VHSDUDWHG HJ XVLQJ EODQN OLQHV RU OLQHV PDGH RI GDVKHV ZKHUH WKLV LQFUHDVHV WKH UHDGDELOLW\ ,GHQWLILHUV FRPPHQWV HWF VKRXOG EH DOLJQHG YHUWLFDOO\ ZKHUH WKLV LPSURYHV WKH UHDGDELOLW\ $XWRPDWLFDOO\ JHQHUDWHG 9+'/ PRGHOV IRU H[DPSOH IURP VFKHPDWLFV RU IURP 6WDWH 0DFKLQH GLDJUDPV RIWHQ KDYH SRRU UHDGDELOLW\ %HIRUH GHFLGLQJ WR XVH DXWRPDWLFDOO\ JHQHUDWHG FRGH LQ D SDUWLFXODU FDVH WKH LQWHURSHUDELOLW\ DQG PDLQWHQDQFH DVSHFWV QHHG EH DVVHVVHG DV WKH PDVWHU GHVLJQ GHVFULSWLRQ ZLOO WKHQ EH LQ WKH LQWHUQDO IRUPDW RI WKH WRRO XVHG UHTXLULQJ DOO LQWHUDFWLQJ XVHUV WR KDYH WKH VDPH WRRO )XUWKHUPRUH WKH ORQJ WHUP DYDLODELOLW\ RI WRROV EHLQJ DEOH WR UHDG WKLV SDUWLFXODU IRUPDW VKRXOG EH HYDOXDWHG Second draft, 23 February 19979 CENELEC TC217/WG2 report 2.14 1DPHV 0HDQLQJIXO QRQFU\SWLF LGHQWLILHU QDPHV VKDOO EH XVHG EDVHG RQ WKH (QJOLVK ODQJXDJH ([FHSWLRQDOO\ PRGHOV RQO\ LQWHQGHG IRU ORFDO RU QDWLRQDO XVDJH IRU WKH IRUHVHHDEOH IXWXUH PLJKW XVH WKH ORFDO ODQJXDJH ZKHQ EHQHILFLDO 7KH VDPH LGHQWLILHU QDPH DV IRU WKH DFWXDO KDUGZDUH DQG DV LQ WKH GDWD VKHHW RU VLPLODU GRFXPHQWDWLRQ VKDOO EH XVHG )RU VLJQDOV DQG YDULDEOHV WKDW DUH DFWLYH ORZ WKLV VKDOO EH FOHDUO\ LQGLFDWHG E\ WKHLU QDPH IRU H[DPSOH E\ VXIIL[LQJ B1 DV LQ 5HVHWB1 ,Q FDVH D QDPH ZRXOG QRW EH OHJDO 9+'/ LW VKRXOG EH FORVH WR WKH RULJLQDO QDPH DQG D FRPPHQW VKRXOG EH LQFOXGHG IRU FODULILFDWLRQ 7KH 9+'/ H[WHQGHG LGHQWLILHUV DQ\ VWULQJ HQFORVHG E\ WZR ? FKDUDFWHUV VKRXOG EH XVHG ZLWK SUHFDXWLRQ VHH DOVR VHFWLRQ RQ WKH XVDJH RI WKH QHZ IHDWXUHV RI 9+'/ $ QDPH VKRXOG LQGLFDWH WKH SXUSRVH RI WKH REMHFW DQG QRW LWV W\SH ([DPSOH DQ HLJKWELW ORDGDEOH FRXQWHU XVHG IRU DGGUHVVLQJ VKRXOG EH FDOOHG $GGUHVV&RXQWHU LWV SXUSRVH UDWKHU WKDQ &RXQW/RDG LWV W\SH 7KH QDPLQJ FRQYHQWLRQ HJ KRZ DFWLYH ORZ DQG LQWHUQDO VLJQDOV DUH LQGLFDWHG LI UHJLVWHUV DUH LQGLFDWHG ZLWK D VSHFLDO VXIIL[ HWF VKRXOG EH GRFXPHQWHG LQ WKH ILOH KHDGHU IRU HDFK ILOH ,W LV UHFRPPHQGHG WR ZULWH LGHQWLILHUV XVLQJ PL[HG FDVLQJ ZLWK FRQVLVWHQW FDVLQJ LQ DOO WKH FRGH 8QGHUVFRUH FKDUDFWHUV PD\ EH XVHG WKRXJK H[FHVVLYH XVDJH ¤ VXFK DV PXOWLSOH RFFXUUHQFHV LQ RQH LGHQWLILHU ¤ VKRXOG EH DYRLGHG ,W LV UHFRPPHQGHG WR XVH OHVV WKDQ FKDUDFWHUV LQ WKH QRUPDO FDVH WKRXJK WKH QXPEHU RI FKDUDFWHUV XVHG IRU DQ LGHQWLILHU VKDOO QHYHU H[FHHG GXH WR DQ 1)6 OLPLWDWLRQ IRU ILOH QDPHV 7KH
Load more

Recommended publications
  • Systemverilog
    SystemVerilog ● Industry's first unified HDVL (Hw Description and Verification language (IEEE 1800) ● Major extension of Verilog language (IEEE 1364) ● Targeted primarily at the chip implementation and verification flow ● Improve productivity in the design of large gate-count, IP- based, bus-intensive chips Sources and references 1. Accellera IEEE SystemVerilog page http://www.systemverilog.com/home.html 2. “Using SystemVerilog for FPGA design. A tutorial based on a simple bus system”, Doulos http://www.doulos.com/knowhow/sysverilog/FPGA/ 3. “SystemVerilog for Design groups”, Slides from Doulos training course 4. Various tutorials on SystemVerilog on Doulos website 5. “SystemVerilog for VHDL Users”, Tom Fitzpatrick, Synopsys Principal Technical Specialist, Date04 http://www.systemverilog.com/techpapers/date04_systemverilog.pdf 6. “SystemVerilog, a design and synthesis perspective”, K. Pieper, Synopsys R&D Manager, HDL Compilers 7. Wikipedia Extensions to Verilog ● Improvements for advanced design requirements – Data types – Higher abstraction (user defined types, struct, unions) – Interfaces ● Properties and assertions built in the language – Assertion Based Verification, Design for Verification ● New features for verification – Models and testbenches using object-oriented techniques (class) – Constrained random test generation – Transaction level modeling ● Direct Programming Interface with C/C++/SystemC – Link to system level simulations Data types: logic module counter (input logic clk, ● Nets and Variables reset, ● enable, Net type,
    [Show full text]
  • Development of Systemc Modules from HDL for System-On-Chip Applications
    University of Tennessee, Knoxville TRACE: Tennessee Research and Creative Exchange Masters Theses Graduate School 8-2004 Development of SystemC Modules from HDL for System-on-Chip Applications Siddhartha Devalapalli University of Tennessee - Knoxville Follow this and additional works at: https://trace.tennessee.edu/utk_gradthes Part of the Electrical and Computer Engineering Commons Recommended Citation Devalapalli, Siddhartha, "Development of SystemC Modules from HDL for System-on-Chip Applications. " Master's Thesis, University of Tennessee, 2004. https://trace.tennessee.edu/utk_gradthes/2119 This Thesis is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and Creative Exchange. It has been accepted for inclusion in Masters Theses by an authorized administrator of TRACE: Tennessee Research and Creative Exchange. For more information, please contact [email protected]. To the Graduate Council: I am submitting herewith a thesis written by Siddhartha Devalapalli entitled "Development of SystemC Modules from HDL for System-on-Chip Applications." I have examined the final electronic copy of this thesis for form and content and recommend that it be accepted in partial fulfillment of the equirr ements for the degree of Master of Science, with a major in Electrical Engineering. Dr. Donald W. Bouldin, Major Professor We have read this thesis and recommend its acceptance: Dr. Gregory D. Peterson, Dr. Chandra Tan Accepted for the Council: Carolyn R. Hodges Vice Provost and Dean of the Graduate School (Original signatures are on file with official studentecor r ds.) To the Graduate Council: I am submitting herewith a thesis written by Siddhartha Devalapalli entitled "Development of SystemC Modules from HDL for System-on-Chip Applications".
    [Show full text]
  • Powerplay Power Analysis 8 2013.11.04
    PowerPlay Power Analysis 8 2013.11.04 QII53013 Subscribe Send Feedback The PowerPlay Power Analysis tools allow you to estimate device power consumption accurately. As designs grow larger and process technology continues to shrink, power becomes an increasingly important design consideration. When designing a PCB, you must estimate the power consumption of a device accurately to develop an appropriate power budget, and to design the power supplies, voltage regulators, heat sink, and cooling system. The following figure shows the PowerPlay Power Analysis tools ability to estimate power consumption from early design concept through design implementation. Figure 8-1: PowerPlay Power Analysis From Design Concept Through Design Implementation PowerPlay Early Power Estimator Quartus II PowerPlay Power Analyzer Higher Placement and Simulation Routing Results Results Accuracy Quartus II Design Profile User Input Estimation Design Concept Design Implementation Lower PowerPlay Power Analysis Input For the majority of the designs, the PowerPlay Power Analyzer and the PowerPlay EPE spreadsheet have the following accuracy after the power models are final: • PowerPlay Power Analyzer—±20% from silicon, assuming that the PowerPlay Power Analyzer uses the Value Change Dump File (.vcd) generated toggle rates. • PowerPlay EPE spreadsheet— ±20% from the PowerPlay Power Analyzer results using .vcd generated toggle rates. 90% of EPE designs (using .vcd generated toggle rates exported from PPPA) are within ±30% silicon. The toggle rates are derived using the PowerPlay Power Analyzer with a .vcd file generated from a gate level simulation representative of the system operation. © 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S.
    [Show full text]
  • Waveform Editor
    1. Quartus II Simulator QII53017-9.1.0 This chapter describes how to perform different types of simulations with the Quartus II simulator. Introduction With today’s FPGAs becoming faster and more complex, designers face challenges in validating their designs. Simulation verifies the correctness of the design, reducing board testing and debugging time. The Altera® Quartus® II simulator is included in the Quartus II software to assist designers with design verification. The Quartus II simulator has a comprehensive set of features that are covered in the following sections: ■ “Simulation Flow” on page 1–2 ■ “Waveform Editor” on page 1–5 ■ “Simulator Settings” on page 1–13 ■ “Simulation Report” on page 1–16 ■ “Debugging with the Quartus II Simulator” on page 1–19 ■ “Scripting Support” on page 1–21 The Quartus II simulator supports the following device families: ■ ACEX® 1K ■ APEX™ 20KC, APEX 20KE, APEX II ■ Arria® GX ■ Cyclone® III, Cyclone II, Cyclone ■ FLEX® 10K, FLEX 10KA, FLEX 10KE, FLEX 6000 ■ HardCopy® II, HardCopy ■ MAX® II, MAX 3000A, MAX 7000AE, MAX 7000B, MAX 7000S ■ Stratix® III, Stratix II, Stratix, Stratix GX, Stratix II GX 1 The Quartus II simulator does not support newer devices introduced after Stratix III and Quartus II software version 8.1 and onwards. Use the ModelSim-Altera Edition to run simulations on designs targeting device introductions after Stratix III. For more information about the ModelSim-Altera Edition simulator, refer to the Mentor Graphics ModelSim Support chapter in volume 3 of the Quartus II Handbook. In the Quartus II software version 10.0 and onwards, the Quartus II simulator and Waveform Editor is removed.
    [Show full text]
  • VHDL Verification of FPGA Based ESF-CCS for Nuclear Power Plant I&C
    VHDL Verification of FPGA based ESF-CCS for Nuclear Power Plant I&C System Restu MAERANI1, and Jae Cheon JUNG2 1. Department of NPP Engineering, KINGS, Ulsan, 45014, Indonesia ([email protected]) 2. Department of NPP Engineering, KINGS, Ulsan, 45014, Republic of Korea ([email protected]) Abstract: Verification becomes the focus of activities during the integration phase of design life cycle in the development of the system. Verification methods that will not take much cost and time should be properly selected, accordance with the Measurement of Effectiveness (MOEs) need. Verification is one phase that must be done after completing the implementation process. Since Instrumentation & Control (I&C) system has a role as a very crucial to the control protection system in Nuclear Power Plant (NPP), then software verification is very essential and shall to be achieved for safety critical issue in system level. According to IEEE 1076-2008 standard, VHDL is a language that is easy to read by machines and humans; and make it easier for process development, verification, synthesis and testing for hardware reliability in the design. Because this design uses VHDL code for Field Programmable Gate Array (FPGA) based Engineered Safety features – Component Control System (ESF-CCS) and by referring to the NUREG/CR-7006 during VHDL verification on behavioral simulation process, it should be equivalent with the post layout simulation. Furthermore, Vivado will be used as the VHDL verifier, where the VHDL code itself is created, in order to simplify the process of verification with this design life cycle phase on re-engineering process.
    [Show full text]
  • Xilinx Development Systems: Product Descriptions, Data Book
    1 Development Systems: Product Descriptions November 25, 1997 (Version 2.0) 12* Development Systems Descriptions It’s simple to order a Xilinx Development System. Just choose a Foundation or Alliance Series and a few options. Give your local Xilinx Sales Office a call for information about our evaluation kits. Foundation Series • Foundation Base System (PC) • Foundation Base-Express System (PC) • Foundation Standard System (PC) • Foundation Express System (PC) Alliance Series • Alliance Base (PC or Workstation) • Alliance Standard (PC or Workstation) Alliance Series Options • VIEWlogic Workview Office Standard Development System Options (PC) November 25, 1997 (Version 2.0) 2-3 Development Systems: Product Descriptions Foundation Series: Foundation Base System (PC) Overview Package Features - Foundation Base The Foundation Series provides a complete, ready-to-use System design system for the design of Xilinx programmable logic FND FND FND FND devices. The Foundation Base System provides design Feature BAS STD BSX EXP entry (schematic and Abel HDL), simulation, and device √√√√ implementation tools for a broad array of FPGA and CPLD CPLD Devices √1 √√1 √ devices targeted for low density and high volume applica- FPGA Devices tions. Libraries and Interface √√√√ Schematic Editor √√√√ System Features HDL Editor √√√√ • Project manager Graphical State Editor √√√√ • Schematic editor ABEL 6 Entry / Synthesis √√√√ • Integrated HDL editor with support for the Abel 6 HDL VHDL Entry / Synthesis √√ • Functional and timing simulator √√ • EDIF, VHDL (VITAL compliant), and Verilog / SDF Verilog Entry / Synthesis √√√√ design interfaces Schematic-centric Synthesis • Device implementation software for Xilinx CPLDs and HDL-centric Synthesis √ FPGAs Simulator √√√√ • Comprehensive on-line help, on-line documentation, Device Implementation √√√√ and software tutorials Maintenance2 √√√√ • Software maintenance, including hotline support and 11/12/97 software updates Notes: 1.
    [Show full text]
  • Documentation for JTAG Switcher
    Documentation for JTAG Switcher 18 October 2019 License The MIT License Copyright (c) 2018-2019 Lauterbach GmbH, Ingo Rohloff Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUD- ING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. i Table of Contents 1 Introduction 2 1.1 IEEE 1149.1 aka JTAG . .2 1.2 JTAG overview . .3 1.3 JTAG chaining . .5 2 JTAG Switcher overview 6 2.1 Motivation . .6 2.2 Basic circuitry . .8 2.3 Design decisions . .9 2.3.1 JTAG Switcher should conform to IEEE 1149.1 . .9 2.3.2 Transparency . .9 2.3.3 First in JTAG chain . .9 2.3.4 JTAG slave TCK clock gating .
    [Show full text]
  • Hardware Description Languages Compared: Verilog and Systemc
    Hardware Description Languages Compared: Verilog and SystemC Gianfranco Bonanome Columbia University Department of Computer Science New York, NY Abstract This library encompasses all of the necessary components required to transform C++ into a As the complexity of modern digital systems hardware description language. Such additions increases, engineers are now more than ever include constructs for concurrency, time notion, integrating component modeling by means of communication, reactivity and hardware data hardware description languages (HDLs) in the types. design process. The recent addition of SystemC to As described by Edwards [1], VLSI an already competitive arena of HDLs dominated verification involves an initial simulation done in by Verilog and VHDL, calls for a direct C or C++, usually for proof of concept purposes, comparison to expose potential advantages and followed by translation into an HDL, simulation of flaws of this newcomer. This paper presents such the model, applying appropriate corrections, differences and similarities, specifically between hardware synthesization and further iterative Verilog and SystemC, in effort to better categorize refinement. SystemC is able to shorten this the scopes of the two languages. Results are based process by combining the first two steps. on simulation conducted in both languages, for a Consequently, this also decreases time to market model with equal specifications. for a manufacturer. Generally a comparison between two computer languages is based on the number of Introduction lines of code and execution time required to achieve a specific task, using the two languages. A Continuous advances in circuit fabrication number of additional parameters can be observed, technology have augmented chip density, such as features, existence or absence of constructs consequently increasing device complexity.
    [Show full text]
  • Systemverilog for VHDL Users
    SystemVerilog for VHDL Users Tom Fitzpatrick Principal Technical Specialist Synopsys, Inc. Agenda • Introduction • SystemVerilog Design Features • SystemVerilog Assertions • SystemVerilog Verification Features • Using SystemVerilog and VHDL Together 2 SystemVerilog Charter • Charter: Extend Verilog IEEE 2001 to higher abstraction levels for Architectural and Algorithmic Design , and Advanced Verification. Advanced Transaction-Level V g e verification capability Full Testbench lo h A r ri c sse ilo for semiformal and Language with e en g b rt formal methods. Coverage V t io es n The Assertion T IEEE Verilog Language Standard For Verilog A I r V 2001 P c e A Design h r e i il & c Abstraction: te o fa c g I r Direct C interface, tu e Interface r DP t a n Assertion API and l I semantics, abstract Coverage API data types, abstract operators and expressions 3 SystemVerilog: Verilog 1995 Event handling Basic datatypes (bit, int, reg, wire…) Verilog-95: 4 state logic Basic programming (for, if, while,..) Single language Hardware concurrency Gate level modelling for design & design entity modularization and timing testbench Switch level modeling and timing ASIC timing 4 SystemVerilog: VHDL Operator VHDL adds Packages Overloading higher level Dynamic Simple assertions pointers data types and Architecture memory configuration management User-defined types allocation records/ functionality enums Dynamic multi-D arrays structs hardware generation Automatic variables Signed numbers Strings Event handling Basic datatypes (bit, int, reg, wire…) 4 state logic Basic programming (for, if, while,..) Hardware concurrency Gate level modelling design entity modularization and timing Switch level modeling and timing ASIC timing 5 Semantic Concepts: C Associative Operator Overloading & Sparse arrays Packages pointers Further programming Dynamic Void type (do while, memory break, continue, allocation Unions records/ ++, --, +=.
    [Show full text]
  • Development of VITAL - Compliant VHDL Models for Functionally Complex Devices
    Development of VITAL - compliant VHDL models for functionally complex devices A.Poliakov, A.Sokhatski, SEVA Technologies, Inc. The paper is based on the development experience of VITAL level 0 compliant VHDL models of IDT FIFO memory family IC for the Free Model Foundation (FMF) [http://vhdl.org/fmf/]. The source data for the development was Integrated Device Technology (IDT) datasheets including timing parameters, VITAL specification, the FMF Guide Lines for VHDL VITAL models. Timing data was prepared in the SDF files. The paper dwells upon approaches and examples of describing functionally complex devices in VITAL standard. Introduction Let us try to imagine a bright future: a certain chip manufacturer, for example, IDT, manufacturer of memory chips, provides every new developed chip with documentation containing behavioral VHDL and Verilog models which precisely reflect both functionality and timing characteristics of a chip. This models will use the standard format of timing data presentation (the SDF) and corresponding HDL standards as VITAL VHDL. It would give the following advantages to engineers who apply the chips: 1) Behavioral level of the model ensures speedy board simulation. 2) Precise timing data ensures quality verification. 3) The standard timing data format ensures simplicity of uniting timing data and exchange with various tools. 4) The models can be used for research of chip behavior which have been incompletely reflected in the informal documentation (as datasheets). VITAL consists of the following standardized parts: 1) SDF to VHDL mapping specification 2) Model style constraints and development methodology 3) Timing routines 4) Primitive (AND, OR,…) timing models Until now VITAL standard was mostly used for functionally simple IC.
    [Show full text]
  • A Short Introduction to Verilog for Those Who Know VHDL
    A short introduction to SystemVerilog For those who know VHDL We aim for synthesis 1 Verilog & SystemVerilog 1984 – Verilog invented, C-like syntax VHDL First standard – Verilog 95 Extra features – Verilog 2001 A super set - SystemVerilog www.vhdl.org/sv/SystemVerilog_3.1a. pdf 2 Verilog vs VHDL VHDL 2001 95 3 SystemVerilog 4 SystemVerilog constructs ● Flip-flop ● Register ● Adder ● Multiplier (signed, unsigned) ● Concatenation ● Priority decoder ● Memory (sync and async) Synch and Single Pulse reg x,y; // variable type (0,1,Z,X) wire button; // net type (0,1,Z,X) // SSP always @(posedge clk) // procedural block begin x <= stb; y <= x; end assign button = x & ~y; //continuous assignment stb x y button & 6 Is this the same thing? reg x,y; // variable type (0,1,Z,X) wire button; // net type (0,1,Z,X) // SSP always @(posedge clk) // procedural block begin x <= stb; end always @(posedge clk) // procedural block begin y <= x; end stb x y assign button = x & ~y; button & 7 One more thing // This is OK // This is not OK (synth) always @(posedge clk) // multiple assignment always @(posedge clk) begin x <= stb; begin if (rst) x <= stb; x <= 0; end end always @(posedge clk) // same as begin always @(posedge clk) if (rst) x <= 0; end begin if (rst) x <= 0; else x <= stb; end 8 SV: always_{comb, ff, latch} b // forgot else branch // a synthesis warning a 1 c always @(a or b) 0 if (b) c = a; // compilation warning always_comb if (b) c = a; // yes always_comb if (b) c = a; else c = d; 9 reg or wire in Verilog 1) always … a <= b & c; reg both wire both 2) assign a = b & c; both wire 3) wire both module 10 SV relaxes variable use A variable can receive a value from one of these : • any number of always/initial-blocks • one always_ff/always_comb-block • one continuous assignment • one module instance We can skip wire If you don’t like reg, use logic instead 11 Signed/unsigned Numbers in verilog (95) are unsigned.
    [Show full text]
  • PSL Quick Reference Card for VHDL
    VhdlCohen Publishing PSL/SUGAR QUICK REFERENCE CARD & Consulting http:www.vhdlcohen.com/ VHDL From book: Using PSL/SUGAR with Verilog and VHDL, [email protected] Guide to Property Specification Language for Assertion-Based Verification, Ben Cohen, 2003, isbn 0-9705394-4-4 Rev A 5/30/03 Property Format -- Example with embedded PSL property <name> = [operator] [enabling_condition(s)] [implication_operator(s)] (fulfilling_condition) -- psl property REQ_ACK_IN_4_CYCLES is [until | until_ | abort discharging_condition] -- always({req and not ack} |=>{[*0 to 3]; ack} abort [@(clock_expression)]; -- reset_n=’0’) @(clk’event and clk=’1’); -- never (push and fifo_full and not pop); Name : Identifier displayed when property fails Implication_operators Operator: always | never -> RHS started when LHS is true. RHS is Boolean. Enabling_condition: Boolean expression -> next RHS evaluated in next cycle after LHS true. RHS is Boolean. Implication_operator: Relationship between |-> RHS started in last cycle of the LHS true. LHS is a sequence {} expressions |=> RHS started following cycle LHS condition true. LHS is a Fulfilling condition Tested behavior. Checked every sequence {}. Shorthand for |-> {true; verification cycle. Boolean expression or sequence. Last eventually! RHS is true in some future cycle, and must be true before expression prior to any discharging condition. the end of simulation. RHS is Boolean or a sequence Discharging condition Stop checking of the behavior. Discharging conditions clock expression When to sample the assertion. until(_) Fulfilling condition must hold until the expression is true. Generally a clock edge, but can be any Boolean abort Cancels checking of an assertion. expression. Default clock can be specified. Default clock The clock default clock is (clk’event and clk=’1’); property NeverRdWrBothActive = never (read and write); SERE Operators Examples ; Temporal concatenation always ({go; req} |=> {not req and ack; data_transfer}); {a; b; c} a at cycle t, b at t+1, c at t+2 c is true.
    [Show full text]