Heavy Ion Single Event Effects Test Results for Three Candidate 22V10 Reprogrammable Logic Devices

Total Page:16

File Type:pdf, Size:1020Kb

Heavy Ion Single Event Effects Test Results for Three Candidate 22V10 Reprogrammable Logic Devices B030402_22V10 Heavy Ion Single Event Effects Test Results for Three Candidate 22V10 Reprogrammable Logic Devices Scott Kniffin1, Chris Palor1, and Mike Xapsos2 1. NASA/Orbital Sciences Corporation 2. NASA/GSFC TEST DATE: March 4-6, 2002 REPORT DATE: March 18, 2002 I. INTRODUCTION This study was undertaken to determine the radiation-induced single event transient (SET), single event functional interrupt (SEFI) and single event latchup (SEL) sensitivity of three programmable array logic devices. The device specifics are as follows: the Cypress PALCE22V10 is a flash erasable, reprogrammable CMOS PAL device, the Atmel ATF22V10B is a high performance EE programmable logic device (PLD) and the Lattice GAL22V10/883 is a high performance E2CMOS PLD Generic Array Logic (GAL) device. Heavy ion testing was done at Brookhaven National Laboratory’s Single Event Upset Test Facility. The output of the device was monitored for radiation-induced errors. II. DEVICES TESTED The 22V10 is a fully reprogrammable 132x44 AND-array, suitable for any number of logic functions. All three devices were configured/programmed identically. Outputs 1-4 count from 1 to 15. Output 5 is a Carry Out, which senses the end of the count to 15, drives the Output Low, then back to High. Output 6 is a Flip-Flop, toggling from 0 to 1 with each clock pulse. Outputs 1-6 are compared to a reference device under test (DUT) (an Atmel device with the identical program loaded) to look for SET. Output 7 is High, Output 8 is Low; both are compared with an exclusive NOR to look for SEL. The Cypress and Atmel devices typically drew about 70-80mA ICC and the Lattice drew about 20mA ICC. This was due to differences in chip architecture. The output of the DUT being irradiated was compared to a reference part (Atmel) to determine the error induced by radiation. There were a total of six DUTs, two from each manufacturer (DUTs C1, C1, A1, A2, L1, and L2). The DUTs were irradiated with several different ions. The devices were delidded before exposure. DUTs C1 and C2 were marked PALC22V10D-10DMB 5962-8984106LA Q712201 THA0134 on the top and 125928 Thailand on the bottom, DUTs A1 and A2 were marked C 9B0127 A 5962-8984106LA ATF22V10B-10GM/883 on top and 9B2398-19423K 1 Philippines-F 9B0127 on the bottom, and DUTs L1 and L2 were marked 5962-8984106LA GAL22V10D-10LD 883DDC D0B0043B on top and 0043 5F36AM1 Philippines on the bottom. III. TEST FACILITIES Heavy Ion Test Facility: Brookhaven National Laboratory Single Event Upset Test Facility. Flux: 8.52x103 – 1.14x105 particles/cm2/s. Particles: linear energy transfer (LET) B030402_22V10 Ion LET (MeV·cm2/mg) O-16 2.57 Si-28 7.88 Cl-35 11.44 Ti-48 18.6 Ni-58 26.69 Br-79 37.43 I-127 59.39 Table 1: List of ions used and their LET at normal incidence. IV. TEST METHODS Case Temperature: ambient in a vacuum Test Hardware: A custom test set was used to supply a nominal input level to the DUTs and monitor the DUT output for changes resulting from the radiation exposure. Each radiation event occurring on the output was captured in a custom error capture software package running on a laptop computer or with the HP5316B Universal Counter. The compare DUT determined if there was a difference in outputs given by the test DUT and the reference DUT, sending the error code to the software. Additionally, the High and Low of the test DUT were checked with an exclusive NOR gate. Upon an error condition, a “1” was sent to the universal counter. An HP6624A power supply provided power to all devices. Software: Customized LABVIEWÒ software provided a user interface to control signals to the DUTs. The software also automatically monitored the DUT output and generated an SET/SEL file history. Test Techniques: Tests were performed on the DUTs to measure the SET/SEL susceptibility as a function of particle LET for the specific application described in this report. Any deviations from the application described should be reviewed carefully. The test setup did not allow for monitoring or changing the temperature, therefore temperature effects were not considered. The power supply was set at +5V with nominal current. The DUTs were driven at 1MHz. The DUTs were programmed as given above and placed on to a test board as shown in Figure 1. The setup allows for continuous monitoring of all parameters by the software. The device was deemed to have experienced an SET when the output of the Test DUT did not match the output of the Reference DUT as compared by the Compare DUT (See Fig. 1.) or there was a momentary loss of one of the rails as detected by the counter as an occasional single count on the display. The device was deemed to have experienced a SEFI if the counter goes into runaway (the exclusive NOR gate comparing Outputs 7 and 8 give continuous errors) without the device drawing excessive current. The device was deemed to have experienced a SEL if the power supply current exceeded a specified amount, set in the software. The number of deviations during an irradiation was tabulated. The software captured all events. B030402_22V10 FIFO and FIFO downloader program: 1)if no difference between the REF & DUT then FIFO will read 000000 (w/ QA as MSB and T3 as LSB) +5V RESET U1 1 2 I1/CLK 23 3 I2 O1 22 4 I3 O2 21 QA 5 I4 O3 20 QB 6 I5 O4 19 QC I6 O5 7 18 QD RESET U6 U3 8 I7 O6 17 CO 1 I8 O7 R 9 16 T3 U1 11 6 9 10 I9 O8 15 HI 1 C1 5 D0 Q0 10 QA 11 I10 O9 14 LO 2 I1/CLK 23 X1 3 2 4 D1 Q1 11 QB 13 I11 O10 3 I2 O1 22 X2 4 1D 5 3 D2 Q2 12 QC I12 4 I3 O2 21 X3 7 6 27 D3 Q3 16 QD 5 I4 O3 20 X4 8 9 26 D4 Q4 17 CO I5 O4 D5 Q5 Q1 TEST DUT 22V10 6 19 X5 13 12 25 18 T3 7 I6 O5 18 X6 14 15 24 D6 Q6 19 8 I7 O6 17 XTOTAL 17 16 2 D7 Q7 13 9 I8 O7 16 18 19 D8 Q8 1 MHz CRYSTAL 10 I9 O8 15 7 21 I10 O9 XI EF 11 14 74LS273 8 13 I11 O10 23 FF 20 I12 FL/RT XO/HF RESET U1 1 15 1 1 RE 2 I1/CLK 23 COMPARE 22V10 XNOR BNC is actually 22 WE I2 O1 RST 3 22 2 outside of I3 O2 4 21 QA Chamber 5 I4 O3 20 QB to Freq Counter IDT7207L 6 I5 O4 19 QC 7 I6 O5 18 QD to pins 2,4,6,8,10,13 RESET 8 I7 O6 17 CO write to FIFO 9 I8 O7 16 T3 of COMPARE 22V10 7404 4 I9 O8 S 10 15 1 2 3 C1 5 11 I10 O9 14 1 2 6 Sends a Pulse to read FIFO 13 I11 O10 1 1D I12 Reset R to the 74ls244 JP1 +5V Connect to RESET 74LS74 Middle Enable 0 REFERENCE 22V10 MSB 21 1 EN 1 LSB 22 2 Reset Circuit 21 1 +V1 23 3 Switch is 22 2 24 4 23 3 25 5 outside the C1 C5 to EF of 24 4 CAP CAP NP 26 6 vacuum FIFO 25 5 Gnd 27 7 74LS244 chamber 26 6 28 8 27 7 +V2 29 9 QD 2 18 28 8 30 10 LOW CO 4 1A1 1Y1 16 MSB 29 9 C2 CAP NP 31 11 DATA T3 6 1A2 1Y2 14 30 10 32 12 8 1A3 1Y3 12 Middle 31 11 CAP 33 13 QA 11 1A4 1Y4 9 32 12 +V3 34 14 HI QB 13 2A1 2Y1 7 33 13 35 15 DATA QC 15 2A2 2Y2 5 LSB 34 14 C3 C7 36 16 17 2A3 2Y3 3 35 15 CAP NP 37 17 2A4 2Y4 36 16 CAP +V4 38 18 1 37 17 39 19 19 1G *you will need the FIFO Downloader 38 18 C4 C8 40 20 2G Program to get the data from the FIFO* 39 19 CAP NP 40 PIN to LAPTOP 40 20 CAP Figure 1: Schematic of 22V10 test circuit. V. RESULTS A. Cypress PALCE22V10 The DUTs showed SEFI and one non-destructive SEL at an LET of 7.9 MeV·cm2/mg (Si-28 at normal incidence). Typically, the SEFI occurred simultaneously with ~110-130 errors from Outputs 1-6 while the counter monitoring the High and Low rail of the device counted literally every clock cycle as one of the rails had failed. Each time the device recovered after a reset. Nominal current was 76mA; during one run, DUT C2 latched and the power supply current went to 110mA and recovered after a reset. B. Atmel ATF22V10B The DUTs showed no SEL up to an LET of 84.39 MeV·cm2/mg (I-127 at 45° from normal incidence). One DUT was also tested at an LET of 84.1 MeV·cm2/mg (Au-197 at normal incidence) with no SEL. There were a few SET mismatch errors, with the cross section tending to increase slightly with increasing LET (see Fig. 2). The mismatch threshold LET was 13.21 MeV·cm2/mg (Cl-35 at 30° from normal incidence). Additionally, the software can detect timing errors when they occur separately from other mismatch errors in Outputs 1-6.
Recommended publications
  • EP Activity Report 2014
    EUROPRACTICE IC SERVICE THE RIGHT COCKTAIL OF ASIC SERVICES EUROPRACTICE IC SERVICE OFFERS YOU A PROVEN ROUTE TO ASICS THAT FEATURES: • Low-cost ASIC prototyping • Flexible access to silicon capacity for small and medium volume production quantities • Partnerships with leading world-class foundries, assembly and testhouses • Wide choice of IC technologies • Distribution and full support of high-quality cell libraries and design kits for the most popular CAD tools • RTL-to-Layout service for deep-submicron technologies • Front-end ASIC design through Alliance Partners Industry is rapidly discovering the benefits of using the EUROPRACTICE IC service to help bring new product designs to market quickly and cost-effectively. The EUROPRACTICE ASIC route supports especially those companies who don’t need always the full range of services or high production volumes. Those companies will gain from the flexible access to silicon prototype and production capacity at leading foundries, design services, high quality support and manufacturing expertise that includes IC manufacturing, packaging and test. This you can get all from EUROPRACTICE IC service, a service that is already established for 20 years in the market. THE EUROPRACTICE IC SERVICES ARE OFFERED BY THE FOLLOWING CENTERS: • imec, Leuven (Belgium) • Fraunhofer-Institut fuer Integrierte Schaltungen (Fraunhofer IIS), Erlangen (Germany) This project has received funding from the European Union’s Seventh Programme for research, technological development and demonstration under grant agreement N° 610018. This funding is exclusively used to support European universities and research laboratories. By courtesy of imec FOREWORD Dear EUROPRACTICE customers, Time goes on. A year passes very quickly and when we look around us we see a tremendous rapidly changing world.
    [Show full text]
  • I/O Design and Core Power Management Issues in Heterogeneous Multi/Many-Core System-On-Chip
    UNIVERSITY OF CALIFORNIA, IRVINE I/O Design and Core Power Management Issues in Heterogeneous Multi/Many-Core System-on-Chip DISSERTATION submitted in partial satisfaction of the requirements for the degree of DOCTOR OF PHILOSOPHY in Computer Science by Myoung-Seo Kim Dissertation Committee: Professor Jean-Luc Gaudiot, Chair Professor Alexandru Nicolau, Co-Chair Professor Alexander Veidenbaum 2016 c 2016 Myoung-Seo Kim DEDICATION To my father and mother, Youngkyu Kim and Heesook Park ii TABLE OF CONTENTS Page LIST OF FIGURES vi LIST OF TABLES viii ACKNOWLEDGMENTS ix CURRICULUM VITAE x ABSTRACT OF THE DISSERTATION xv I DESIGN AUTOMATION FOR CONFIGURABLE I/O INTERFACE CONTROL BLOCK 1 1 Introduction 2 2 Related Work 4 3 Structure of Generic Pin Control Block 6 4 Specification with Formalized Text 9 4.1 Formalized Text . 9 4.2 Specific Functional Requirement . 11 4.3 Composition of Registers . 11 5 Experiment Results 18 6 Conclusions 24 II SPEED UP MODEL BY OVERHEAD OF DATA PREPARATION 26 7 Introduction 27 8 Reconsidering Speedup Model by Overhead of Data Preparation (ODP) 29 iii 9 Case Studies of Our Enhanced Amdahl's Law Speedup Model 33 9.1 Homogeneous Symmetric Multicore . 33 9.2 Homogeneous Asymmetric Multicore . 35 9.3 Homogeneous Dynamic Multicore . 36 9.4 Heterogeneous CPU-GPU Multicore . 39 9.5 Heterogeneous Dynamic CPU-GPU Multicore . 41 10 Conclusions 43 III EFFICIENT CORE POWER CONTROL SCHEME 44 11 Introduction 45 12 Related Work 47 13 Architecture 51 13.1 Heterogeneous Many-Core System . 51 13.2 Discrete L2 Cache Memory Model . 52 14 3-Bit Power Control Scheme 55 14.1 Active Status .
    [Show full text]
  • CHAPTER 3: Combinational Logic Design with Plds
    CHAPTER 3: Combinational Logic Design with PLDs LSI chips that can be programmed to perform a specific function have largely supplanted discrete SSI and MSI chips in board-level designs. A programmable logic device (PLD), is an LSI chip that contains a “regular” circuit structure, but that allows the designer to customize it for a specific application. PLDs sold in the market is not customized with specific functions. Instead, it is programmed by the purchaser to perform a function required by a particular application. PLD-based board-level designs often cost less than SSI/MSI designs for a number of reasons. Since PLDs provide more functionality per chip, the total chip and printed- circuit-board (PCB) area are less. Manufacturing costs are reduced in other ways too. A PLD-based board manufacturer needs to keep samples of few, “generic” PLD types, instead of many different MSI part types. This reduces overall inventory requirements and simplifies handling. PLD-type structures also appear as logic elements embedded in LSI chips, where chip count and board areas are not an issue. Despite the fact that a PLD may “waste” a certain number of gates, a PLD structure can actually reduce circuit cost because its “regular” physical structure may use less chip area than a “random logic” circuit. More importantly, the logic function performed by the PLD structure can often be “tweaked” in successive chip revisions by changing just one or a few metal mask layers that define signal connections in the array, instead of requiring a wholesale addition of gates and gate inputs and subsequent re-layout of a “random logic” design.
    [Show full text]
  • EP Activity Report 2015
    EUROPRACTICE IC SERVICE THE RIGHT COCKTAIL OF ASIC SERVICES EUROPRACTICE IC SERVICE OFFERS YOU A PROVEN ROUTE TO ASICS THAT FEATURES: · .QYEQUV#5+%RTQVQV[RKPI · (NGZKDNGCEEGUUVQUKNKEQPECRCEKV[HQTUOCNNCPFOGFKWOXQNWOGRTQFWEVKQPSWCPVKVKGU · 2CTVPGTUJKRUYKVJNGCFKPIYQTNFENCUUHQWPFTKGUCUUGODN[CPFVGUVJQWUGU · 9KFGEJQKEGQH+%VGEJPQNQIKGU · &KUVTKDWVKQPCPFHWNNUWRRQTVQHJKIJSWCNKV[EGNNNKDTCTKGUCPFFGUKIPMKVUHQTVJGOQUVRQRWNCT%#&VQQNU · 46.VQ.C[QWVUGTXKEGHQTFGGRUWDOKETQPVGEJPQNQIKGU · (TQPVGPF#5+%FGUKIPVJTQWIJ#NNKCPEG2CTVPGTU +PFWUVT[KUTCRKFN[FKUEQXGTKPIVJGDGPG«VUQHWUKPIVJG'74124#%6+%'+%UGTXKEGVQJGNRDTKPIPGYRTQFWEVFGUKIPUVQOCTMGV SWKEMN[CPFEQUVGHHGEVKXGN[6JG'74124#%6+%'#5+%TQWVGUWRRQTVUGURGEKCNN[VJQUGEQORCPKGUYJQFQP°VPGGFCNYC[UVJG HWNNTCPIGQHUGTXKEGUQTJKIJRTQFWEVKQPXQNWOGU6JQUGEQORCPKGUYKNNICKPHTQOVJG¬GZKDNGCEEGUUVQUKNKEQPRTQVQV[RGCPF RTQFWEVKQPECRCEKV[CVNGCFKPIHQWPFTKGUFGUKIPUGTXKEGUJKIJSWCNKV[UWRRQTVCPFOCPWHCEVWTKPIGZRGTVKUGVJCVKPENWFGU+% OCPWHCEVWTKPIRCEMCIKPICPFVGUV6JKU[QWECPIGVCNNHTQO'74124#%6+%'+%UGTXKEGCUGTXKEGVJCVKUCNTGCF[GUVCDNKUJGF HQT[GCTUKPVJGOCTMGV THE EUROPRACTICE IC SERVICES ARE OFFERED BY THE FOLLOWING CENTERS: · KOGE.GWXGP $GNIKWO · (TCWPJQHGT+PUVKVWVHWGT+PVGITKGTVG5EJCNVWPIGP (TCWPJQHGT++5 'TNCPIGP )GTOCP[ This project has received funding from the European Union’s Seventh Programme for research, technological development and demonstration under grant agreement N° 610018. This funding is exclusively used to support European universities and research laboratories. © imec FOREWORD Dear EUROPRACTICE customers, We are at the start of the
    [Show full text]
  • Concepmon ( G ~ E Janvier
    CONCEPMONET MISE EN CE= D'UN SYST~MEDE RECONFIOURATION DYNAMIQUE PRESENTE EN VUE DE L'OBTENTION DU DIP~MEDE WSERs SCIENCES APPLIQUEES (G~EÉLE~QUE) JANVIER2000 OCynthia Cousineau, 2000. National Library Bibliothèque nationale I*I of Canada du Canada Acquisitions and Acquisitions et Bibliographie Services services bibliographiques 395 Wellington Street 395, rue Wellington OttawaON K1AON4 Ottawa ON K1A ON4 Canada Canada The author has granted a non- L'auteur a accordé une licence non exclusive licence allowing the exclusive permettant à la National Library of Canada to Bibliothèque nationale du Canada de reproduce, loan, distribute or sel1 reproduire, prêter, distribuer ou copies of this thesis in microform, vendre des copies de cette thèse sous paper or electronic formats. la forme de microfiche/film, de reproduction sur papier ou sur format électronique. The author retains ownership of the L'auteur conserve la propriété du copyright in this thesis. Neither the droit d'auteur qui protège cette thèse. thesis nor substantial extracts f?om it Ni la thèse ni des extraits substantiels may be printed or otherwise de celle-ci ne doivent être imprimés reproduced without the author's ou autrement reproduits sans son permission. autorisation. Ce mémoire intitulé: CONCEFMONET MISE EN OEWRE D'UN SYST&MEDE RECONFIGURATION DYNAMIQUE présenté par : COUSINEAU Cvnthia en vue de l'obtention du diplôme de : Maîtrise ès sciences amliauees a été dûment accepté par le jury d'examen constitué de: M. BOIS GUY, Ph.D., président M. SAVARIA Yvon, Ph.D., membre et directeur de recherche M. SAWAN Mohamad , Ph.D., membre et codirecteur de recherche M.
    [Show full text]
  • Review of FPD's Languages, Compilers, Interpreters and Tools
    ISSN 2394-7314 International Journal of Novel Research in Computer Science and Software Engineering Vol. 3, Issue 1, pp: (140-158), Month: January-April 2016, Available at: www.noveltyjournals.com Review of FPD'S Languages, Compilers, Interpreters and Tools 1Amr Rashed, 2Bedir Yousif, 3Ahmed Shaban Samra 1Higher studies Deanship, Taif university, Taif, Saudi Arabia 2Communication and Electronics Department, Faculty of engineering, Kafrelsheikh University, Egypt 3Communication and Electronics Department, Faculty of engineering, Mansoura University, Egypt Abstract: FPGAs have achieved quick acceptance, spread and growth over the past years because they can be applied to a variety of applications. Some of these applications includes: random logic, bioinformatics, video and image processing, device controllers, communication encoding, modulation, and filtering, limited size systems with RAM blocks, and many more. For example, for video and image processing application it is very difficult and time consuming to use traditional HDL languages, so it’s obligatory to search for other efficient, synthesis tools to implement your design. The question is what is the best comparable language or tool to implement desired application. Also this research is very helpful for language developers to know strength points, weakness points, ease of use and efficiency of each tool or language. This research faced many challenges one of them is that there is no complete reference of all FPGA languages and tools, also available references and guides are few and almost not good. Searching for a simple example to learn some of these tools or languages would be a time consuming. This paper represents a review study or guide of almost all PLD's languages, interpreters and tools that can be used for programming, simulating and synthesizing PLD's for analog, digital & mixed signals and systems supported with simple examples.
    [Show full text]
  • Hardware Acceleration for General Game Playing Using FPGA
    Hardware acceleration for General Game Playing using FPGA (Sprzętowe przyspieszanie General Game Playing przy użyciu FPGA) Cezary Siwek Praca magisterska Promotor: dr Jakub Kowalski Uniwersytet Wrocławski Wydział Matematyki i Informatyki Instytut Informatyki 3 lutego 2020 Abstract Writing game agents has always been an important field of Artificial Intelligence research. However, the most successful agents for particular games (like chess) heavily utilize hard- coded human knowledge about the game (like chess openings, optimal search strategies, and heuristic game state evaluation functions). This knowledge can be hardcoded so deeply, that the agent’s architecture or other significant components are completely unreusable in the context of other games. To encourage research in (and to measure the quality of) the general solutions to game- agent related problems, the General Game Playing (GGP) discipline was proposed. In GGP, an agent is expected to accept any game rules expressible by a formal language and learn to play it by itself. The most common example of the GGP domain is Stanford General Game Playing. It uses Game Description Language (GDL) based on the first order logic for expressing game rules. One popular approach to GGP player construction is the Monte Carlo Tree Search (MCTS) algorithm, which utilizes the random game playouts (game simulations with random moves) to heuristically estimate the value of game state favourness for a given player. As in any other Monte Carlo method, high number of random samples (game simulations in this case) has a crucial influence on the algorithm’s performance. The algorithm’s component responsible for game simulations is called a reasoner.
    [Show full text]
  • Area Optimized Solution for Structured Asic Dynamic Reconfigurable Pla
    ____________________________________________________________Annals of the University of Craiova, Electrical Engineering series, No. 34, 2010; ISSN 1842-4805 AREA OPTIMIZED SOLUTION FOR STRUCTURED ASIC DYNAMIC RECONFIGURABLE PLA Traian TULBURE Dept. of Electronic and Computers, “Transilvania” University of Brasov, Romania E-mail: [email protected] Abstract This paper proposes a new area optimized power consumption performance and density, low architecture for dynamic reconfigurable logic array up-front development cost, simple, FPGA-like design with implementation on structured ASIC. flow and device turnaround in only few weeks. Reconfigurable architectures allow the dynamic reuse Selected Structured ASIC (eASIC) has look-up table of the logic blocks by having more than one on-chip based logic cells while routing is fixed using single SRAM bit controlling them. Thus, rather than the time needed to reprogram the function of the device from via metallization layer. Nowadays, the concept of external memory which is the order of milliseconds reprogramming for structured ASIC means only logic block functions can be changed by reading a changing the functions implemented by the LUTs. different SRAM bit which only takes time of order of There is no way to modify the structure because the nanoseconds. logic cell configuration and connections cannot be Programmable Logic Array (PLA) structures can be modified in time so very small changes can be made implemented on Structured ASIC technology to after the design has been manufactured. eliminate the constraint given by fixed wire routing. Programmable logic structures (PAL, PLA) can be Adding dynamic reprogramming to the structure generated with dedicated tools for structured ASIC implies adding a big distributed memory that affects both array utilization and device performance.
    [Show full text]
  • Nasa Handbook Nasa-Hdbk 8739.23A Measurement
    NASA HANDBOOK NASA-HDBK 8739.23A National Aeronautics and Space Administration Approved: 02-02-2016 Washington, DC 20546 Superseding: NASA-HDBK-8739.23 With Change 1 NASA COMPLEX ELECTRONICS HANDBOOK FOR ASSURANCE PROFESSIONALS MEASUREMENT SYSTEM IDENTIFICATION: METRIC APPROVED FOR PUBLIC RELEASE – DISTRIBUTION IS UNLIMITED NASA-HDBK 8739.23A—2016-02-02 Mars Exploration Rover (2003) 2 of 161 NASA-HDBK 8739.23A—2016-02-02 DOCUMENT HISTORY LOG Document Status Approval Date Description Revision Initial Release Baseline 2011-02-16 (JWL4) Editorial correction to page 2 figure caption Change 1 2011-03-29 (JWL4) Significant changes were made in this revision, including: expanded content; reflected terminology and technology from the NASA-HDBK-4008, Programmable Revision A 2016-02-02 Logic Devices (PLD) Handbook (released in 2013); eliminated duplication with the PLD Handbook; and, incorporated other clarifications and corrections. (MW) 3 of 161 NASA-HDBK 8739.23A—2016-02-02 This page intentionally left blank. 4 of 161 NASA-HDBK 8739.23A—2016-02-02 This page intentionally left blank. 6 of 161 NASA-HDBK 8739.23A—2016-02-02 TABLE OF CONTENTS 1 OVERVIEW ................................................................................................................ 12 1.1 Purpose .......................................................................................................................... 12 1.2 Scope ............................................................................................................................. 12 1.3 Anticipated
    [Show full text]
  • Lab #3 Programmable Logic
    Lab #3 Programmable Logic Objective: To introduce basic concepts of ROM devices and their application. To demonstrate the use of a commercial PLD design package for schematic and VHDL entry. To introduce the design process for combinational logic in a CPLD device. Preparation: - Read the following pages from the textbook: pp. 833-862 of Appendix B (Tutorial 1) pp. 863-877 of Appendix C (Tutorial 2) pp. 899-904 of Appendix E in the textbook. If you can install the Quartus II software (from the CD in the textbook) on your own machine, this can give you a significant head start as you work through the tutorial material above. - Familiarize yourself with the logical characteristics of the devices below. - Read the following experiment and study the circuits as shown. - Bring your textbook to the lab! Devices used: 2732A EPROM MAX3000 EPM3032ALC44-10 CPLD Experiment: Programmable logic device (PLD) is the terminology used to represent a variety of single‐chip devices that can be electronically configured to implement digital logic systems. These include read‐only‐ memory (ROM) devices of several forms such as EPROM and EEPROM (Flash) memory. The first PLDs were known as programmable logic arrays (PLA), programmable array logic (PAL) and programmable logic sequencers (PLS). In recent years, generic array logic (GAL), complex PLDs (CPLD) and field‐ programmable gate arrays (FPGA) are more likely to be used. We will use an EPROM and a CPLD for this lab. ROM Read‐only‐memory is available in several forms including factory‐programmed devices (not erasable) and those that are user‐programmable and erasable (EPROM and EEPROM or FLASH memory).
    [Show full text]
  • Introduction to Programmable Logic Technology
    RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS – UNIVERSITY OF WINDSOR Introduction to Programmable Logic Technology Department of Electrical and Computer Engineering 06-88-330 Digital Logic Design II Lab, Fall 2011 Instructor: Dr. M. Khalid Slides prepared by: Amir Yazdanshenas (former GA) Modified by: Dr. M. Khalid 1 RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR History • Between 70-80’s designers used SSI/MSI technology (74xx standard logic gates) to design logic circuits by putting multiple ICs (>100) together in a circuit. Later, as the size, complexity and speed of digital circuits increased, using off-the-shelf ICs was no longer practical. Companies started to produce Application Specific Integrated Circuits (ASIC) or Full-custom VLSI chips. Advantages: - Produced best results w.r.t. speed, size and cost per unit. Disadvantages: - Engineering cost was enormous! - Very time consuming! (months or years)! - Testing the chips was very difficult - Engineering errors are fatal! But still used for high volume products e.g. Pentium, ICs for cell phones, etc. 2 RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR Digital Logic Standard Progammable Full ASICs Logic Logic (FPLDs) Custom Microproce ssor TTL CMOS PLDs FPGAs CPLDs & RAM 74xx 4xxx Gate Standard Arrays Cell Technologies for Implementing Digital Logic RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR Programmable Logic Device (PLD) • A PLD is an integrated circuit (IC) in which its internal circuitry has an “UNDEFINED” function at the time of manufacture. A PLD is a collection of basic logic “ELEMENTS” with no predefined structure. • Before PLD can be used in a circuit, it must be “PROGRAMMED” (or “configured”).
    [Show full text]
  • Chapter 6 Programmable Logic and Software
    ETEC 2301 Programmable Logic Devices Chapter 6 Programmable Logic and Software Shawnee State University Department of Industrial and Engineering Technologies Copyright © 2007 by Janna B. Gallaher Programmable Logic and Software SPLD, CPLD, FPGA, PAL, GAL are all types of integrated circuits that are configurable through software They were conceived to solve problems of cost and reliability created as the complexity of logic systems grew They are all variations on a theme: make a general purpose IC that can be configured through programming to be used for specific logic designs There is a need for 2 types of programmable device − One-time programmable = cheapest implementation used for production − Reprogrammable = can be upgraded by reinstalling the programming Reprogrammable devices can be either volatile or non-volatile depending on the technology used to implement them. Programmable Logic Devices FPGA Manufacturers: − Actel, Altera, Aeroflex UTMC, Atmel, Lattice Semiconductor, NEC, QuickLogic, Xilinx PLD & PAL Manufacturers: − Altera, Atmel, Cypress Products, Latticd Semiconductor, Texas Instruments Xilinx ASIC Manufacturers: − Advanced Linear Devices, Alcatel Microelectronics, AMCC, American Microsystems, AMI Semiconductor, Artisan Components, Calogic, ChipX, Clare Micronix Devices, eSilicon Corp, Epson, Freescale Semiconductor, Fujitsu Microelectronics, Holtek Semiconductor, Honeywell, Hynix Semiconductor, IBM Microelectronics, JNI, Lightspeed Semiconductor, Linear Dimensions Demiconductor, LSI Logic, Mitsubishi Semiconductor,
    [Show full text]