DOCSLIB.ORG

Getting Started Mikrocodesimulator Mikrosim 2010 and Code-Generator Mikrobat 2010

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Getting Started Mikrocodesimulator Mikrosim 2010 and Code-Generator Mikrobat 2010 Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 Getting Started Mikrocodesimulator MikroSim 2010 and Code-Generator MikroBAT 2010 On following pages a short overview of the possibilities to create microcoding machine codes with the Mikrocodesimulator MikroSim 2010 is given, and how applying it when assembling binary code with the Code-Generator MikroBAT 2010. By means of several specially selected examples, i.e. in which simply the register A (R1) of the Mikrocodesimulator is incremented by one, the functionality of the simulator is explained step by step. At first, in the so called exploration mode the 49-bit microcode is investigated in its functionality. Already only one single microcode itself can control the execution of the incrementation of a register. In the next example, the microcode simulation mode is explained, that uses already programmed microcode examples provided by the simulator setup routine. The incrementation can be achieved in a sequence of microcode instructions (Example 1), in a looped sequence of microcode instructions (Example 2) or in a looped sequence of microcoded machine codes (Example3). Finally, a microcoded machine code program is presented which calculates the factorial (i.e. n!) of an integer value. Installation of the Mikrocodesimulator MikroSim 2010 The Mikrocodesimulator MikroSim 2010 is distributed with its own installation program that ease you the installation on your MS-Windows system. At the beginning of the installation the user can choose between two installation languages: English and German. The setup language automatically determines the start up-language of the simulation application. Of course, in the application itself the user can choose at any time the start-up language of the user interface of the bilingual software. Fig. 1: Selection of the preferred start-up language and for the setup. © Dr. Martin Perner, Josef-Sterr-Str. 13, D-81377 München, Germany URL: http://www.mikrocodesimulator.de E-Mail: [email protected] Page 1 A Software Product of Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 After having selected the installation language, the setup program asks for the destination path where the simulation program should be installed in. After defining the destination directory the installation carries on with directive interruptions. During the installation, a new program group is created in the start menu where links to the executable file, the help files, and the documentation are listed. Fig. 2: During the Mikrocodesimulator program installation a new program group and an application link is created in the start menu in MS-Windows. The Mikrocodesimulator is registered as a 32-bit application in MS-Windows registry and can be uninstalled on demand. Therefore, any deinstallation should be initiated by selecting either the deinstallation option in the system folder or by using the uninstall option in the group menu. In case you intend to update the simulator, it is recommended first to uninstall the existing installation and continue with the installation of the update package. Doing so, only install package related files are deleted and updated. Own created simulator files and especially the software registration “MikroSim.PLF” is kept unchanged, provided you have created or copied a licence to this directory. © Dr. Martin Perner, Josef-Sterr-Str. 13, D-81377 München, Germany URL: http://www.mikrocodesimulator.de E-Mail: [email protected] Page 2 A Software Product of Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 Starting the Simulator in the Exploration Mode The microcode simulator MikroSim 2010 is started by clicking onto the green-grey coloured CPU icon. The start-up window is in the beginning greenish patterned layout which symbolises a non constructed CPU-controller application, i.e. an unassembled printed circuit board. The user is in the so-called ”exploration mode”. In this mode the CPU can be built up step by step component wise by entering the menu topic “Options/Simulation Levels”. Successively, the registers, the arithmetic-logical unit, the external RAM, the microcode ROM, and the microcode address- calculator can be added to the CPU. Before resetting the CPU simulator by pressing the “Reset” button in the upper left corner of the main window, the registers of all CPU components are marked with their names that indicates the intended usage of them and implicit the relation to the microcode (Fig. 3). Fig. 3: Stepwise construction of the Mikrocodesimulator in the exploration mode. © Dr. Martin Perner, Josef-Sterr-Str. 13, D-81377 München, Germany URL: http://www.mikrocodesimulator.de E-Mail: [email protected] Page 3 A Software Product of Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 When selecting the last entry of the simulation level menu, the setup is being completed with all its components as shown in Fig. 4. Fig. 4: Completely constructed Mikrocodesimulator in the exploration mode. In the Mikrocodesimulator all registers and CPU components reveal information, which can be reviewed on areas where the standard mouse pointer changes its shape to a help mouse pointer . When clicking onto such areas, an information window is opened with additional hints or comments like in Fig. 5. Fig. 5: Here, information of the purpose of the Y-Register databus is shown up. © Dr. Martin Perner, Josef-Sterr-Str. 13, D-81377 München, Germany URL: http://www.mikrocodesimulator.de E-Mail: [email protected] Page 4 A Software Product of Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 After the user is familiar with the CPU setup, the functionality of the 49-bit microcode that is displayed at the top edge of the CPU component in the main window, can be explored in more detail. For simplicity in this step all other confusing elements of the application can be hidden by selecting the menu item „Options/Simulation Level/... and RAM“ (Fig. 6). Fig. 6: Initialised Mikrocodesimulator in the exploration mode after pressing the “Reset” button. Only the register set and the external RAM is built up. In order to investigate the single bits of the four selected bit groups of the 49 bit long microcode, please initialise the simulator by pressing the reset button first. As shown in Fig. 6, all registers are initialized now with binary or hexadecimal values instead of their descriptive labels. Values of all registers can be modified by means of a special editor in which the value can be entered either in the binary, hexadecimal, unsigned decimal, or signed decimal format. For 32-bit register values, the representation of floating point numbers with single precision according IEEE754 standard is possible, too. The value entered in one of these formats is converted immediately into the other number formats. After entering the values and leaving the editor with „OK“, the value of the modifying register is transferred into the register that has been chosen for modification. The number format of the value transferred is back coloured green. Depending on the usage of the register as a switch or as a number the preferred format is binary or hexadecimal, respectively. © Dr. Martin Perner, Josef-Sterr-Str. 13, D-81377 München, Germany URL: http://www.mikrocodesimulator.de E-Mail: [email protected] Page 5 A Software Product of Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 Fig. 7: By means of this special number editor the values of a selected register can be modified in five different number representations. In this way the Mikrocodesimulator can be explored in the exploration mode bit after bit. For example writing “01000000“ into the Y-bus and Z-bus group of the actual microcode command, one can trace by pressing the oscillator button how the value of the 32-bit register R1 is loaded into the Y-register of the ALU and the Z-register value is transferred back to the 32-bit register R1. During this operation the responsible circuits for the data transfer are highlighted. Setting additionally the 7-bit value of the ALU function code to binary 6=110b, in each calculate phase the Y-register is incremented by one and stored in the z-register of the ALU. So a complete get- calculate-put cycle increments the register R1 by one. Fig. 8: This microcode instruction in the bottom line of the main window increments the register R1. All other bits can be investigated similarly as explained above. Several reference tables in the help file gives a detailed overview about the meaning of each bit of the microcode instruction. In order to learn the usage of the Mikrocodesimulator, specially prepared example files are discussed in the following. An example file can be loaded using the menu item „File/Open ...“. © Dr. Martin Perner, Josef-Sterr-Str. 13, D-81377 München, Germany URL: http://www.mikrocodesimulator.de E-Mail: [email protected] Page 6 A Software Product of Mikrocodesimulator MikroSim 2010 Code-Generator MikroBAT 2010 Microcoding Example #1: As already mentioned in the previous section, in the exploration mode one single microcode instruction is executed, namely that which is displayed in upper CPU area. The next exploration step is now how to get a sequence of 49-bit long microcode instructions to be executed successively. By loading or creating new micrcocodesimulator files the exploration mode is quit. Loading “Demo001.ROM” via the menu item „File/Open ...“ all other related files of the type “Demo001.*” are loaded, too. After files loaded, the complete application is set up. The exploration mode is now replaced by the microcode simulation mode. Nevertheless, even in that simulation mode one is able to control the execution step by step by changing individual bits of the microcode or register values. Fig. 9: Initialised Mikrocodesimulator that has loaded the microcoding example “Demo001”. After “Demo001” has been loaded into the simulator, an initialisation by pressing the reset button is mandatory. All buttons of the simulator are now enabled, also the ROM button in the upper left area of the in the CPU device.
Load more

Recommended publications
  • Table of Contents
    A Comprehensive Introduction to Vista Operating System Table of Contents Chapter 1 - Windows Vista Chapter 2 - Development of Windows Vista Chapter 3 - Features New to Windows Vista Chapter 4 - Technical Features New to Windows Vista Chapter 5 - Security and Safety Features New to Windows Vista Chapter 6 - Windows Vista Editions Chapter 7 - Criticism of Windows Vista Chapter 8 - Windows Vista Networking Technologies Chapter 9 -WT Vista Transformation Pack _____________________ WORLD TECHNOLOGIES _____________________ Abstraction and Closure in Computer Science Table of Contents Chapter 1 - Abstraction (Computer Science) Chapter 2 - Closure (Computer Science) Chapter 3 - Control Flow and Structured Programming Chapter 4 - Abstract Data Type and Object (Computer Science) Chapter 5 - Levels of Abstraction Chapter 6 - Anonymous Function WT _____________________ WORLD TECHNOLOGIES _____________________ Advanced Linux Operating Systems Table of Contents Chapter 1 - Introduction to Linux Chapter 2 - Linux Kernel Chapter 3 - History of Linux Chapter 4 - Linux Adoption Chapter 5 - Linux Distribution Chapter 6 - SCO-Linux Controversies Chapter 7 - GNU/Linux Naming Controversy Chapter 8 -WT Criticism of Desktop Linux _____________________ WORLD TECHNOLOGIES _____________________ Advanced Software Testing Table of Contents Chapter 1 - Software Testing Chapter 2 - Application Programming Interface and Code Coverage Chapter 3 - Fault Injection and Mutation Testing Chapter 4 - Exploratory Testing, Fuzz Testing and Equivalence Partitioning Chapter 5
    [Show full text]
  • A Generic Description and Simulation of Architectures Based on Microarchitectures
    UNIVERSIDADE FEDERAL DO RIO GRANDE DO SUL INSTITUTO DE INFORMÁTICA CURSO DE BACHARELADO EM CIÊNCIA DA COMPUTAÇÃO GUSTAVO GARCIA VALDEZ A Generic Description and Simulation of Architectures Based on Microarchitectures Monograph presented in partial fulfillment of the requirements for the degree of Bachelor of Computer Science Prof. Dr. Raul Fernando Weber Advisor Porto Alegre, December 5th, 2013 CIP – CATALOGING-IN-PUBLICATION Gustavo Garcia Valdez, A Generic Description and Simulation of Architectures Based on Microarchitectures / Gustavo Garcia Valdez. – Porto Alegre: Graduação em Ciên- cia da Computação da UFRGS, 2013. 64 f.: il. Monograph – Universidade Federal do Rio Grande do Sul. Curso de Bacharelado em Ciência da Computação, Porto Alegre, BR–RS, 2013. Advisor: Raul Fernando Weber. 1. Computer Architectures. 2. Machine Simulation. 3. Mi- croarchitectures. 4. Computer Organization. I. Weber, Raul Fer- nando. II. Título. UNIVERSIDADE FEDERAL DO RIO GRANDE DO SUL Reitor: Prof. Carlos Alexandre Netto Vice-Reitor: Prof. Rui Vicente Oppermann Pró-Reitor de Graduação: Prof. Sérgio Roberto Kieling Franco Diretor do Instituto de Informática: Prof. Luís da Cunha Lamb Coordenador do CIC: Prof. Raul Fernando Weber Bibliotecário-chefe do Instituto de Informática: Alexsander Borges Ribeiro Instruction tables will have to be made up by mathematicians with com- puting experience and perhaps a certain puzzle-solving ability. There need be no real danger of it ever becoming a drudge, for any processes that are quite mechanical may be turned over to the machine itself. (TURING, 1946) ACKNOWLEDGMENTS Firstly, I would like to thank my advisor Prof. Raul Fernando Weber for the support in my bachelor thesis, for everything that I learned from him in many classes during the bachelor and for envisioning the system that I would them use as conceptual basis for my project idea.
    [Show full text]
  • Enocs: an Interactive Educational Network-On-Chip Simulator
    Paper ID #14561 ENoCS: An Interactive Educational Network-on-Chip Simulator Paul William Viglucci, Binghamton University Prof. Aaron P. Carpenter, Wentworth Institute of Technology Professor Carpenter is an Assistant Professor at the Wentworth Institute of Technology. In 2012, he completed his PhD at the University of Rochester, focusing on the performance and energy of the on-chip interconnect. c American Society for Engineering Education, 2016 ENoCS: An Interactive Educational Network-on-Chip Simulator Paul Viglucci∗ and Aaron Carpentery ∗Dept. of Electrical & Computer Engineering Binghamton University, [email protected] yDept. of Electrical Engineering & Tech. Wentworth Institute of Technology, [email protected] Abstract On-chip networking concepts, which are central to multicore microprocessor design, are often taught using textbooks and the standard lecture model, as it is difficult to provide interactive learning opportunities and hands-on assignments. Available on-chip network simulators typically focus on research-level accuracy and are not suitable for novices or students. Meanwhile, with each new chip generation, the importance of the on-chip interconnect grows. Career opportunities in computer architecture will increasingly rely on an understanding of the chip’s communication substrate. The lack of interactive, approachable tools thus leaves students with a gap in their computer architecture education in an increasingly multicore industry. In this paper, we present ENoCS, the Educational Network-on-Chip Simulator, which allows users of all levels of expertise to explore the on-chip network environment and see the inner workings of the on-chip communication substrate and all of its components. ENoCS contains multiple topologies and network options, as well as multiple traffic patterns for testing.
    [Show full text]
  • A Novel Simulator for Heterogeneous Parallel and Distributed Systems
    TE C H N I C A L UN I V E R S I T Y O F CR E T E ELECTRONIC AND COMPUTER ENGINEERING DEPARTMENT MICROPROCESSOR & HARDWARE LABORATORY A novel Simulator for Heterogeneous Parallel and Distributed Systems NIKOLAOS G. TAMPOURATZIS DISSERTETION SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS OF THE DEGREE OF DOCTOR OF PHILOSOPHY AT TECHNICAL UNIVERSITY OF CRETE CHANIA, GREECE JUNE 2018 2 Doctoral Thesis Committee Ioannis Papaefstathiou (Supervisor) Associate Professor, Technical University of Crete Dionisios Pnevmatikatos Professor, Technical University of Crete Apostolos Dollas Professor, Technical University of Crete Kostas Kalaitzakis Professor, Technical University of Crete Vasilis Samoladas Associate Professor, Technical University of Crete Dimitrios Soudris Associate Professor, National Technical University of Athens Nikolaos Bellas Associate Professor, University of Thessaly 3 Thesis Statement The astonishing growing development of Heterogeneous Parallel Systems and CPS trigger an emergence need of efficient simulators for such platforms, simulators that are extremely complex and processing hungry. 4 Abstract In an era of complex networked heterogeneous systems, simulating independently only parts, components or attributes of a system-under-design is not a viable, accurate or efficient option. By considering each part of a system in an isolated manner, and due to the numerous and highly complicated interactions between the different components, the system optimization capabilities are severely limited. One of the main problems Cyber Physical Systems (CPS) and Highly Parallel Systems (HPS) designers face is the lack of simulation tools and models for system design and analysis. This is mainly because the majority of the existing simulation tools can handle efficiently only parts of a system (e.g.
    [Show full text]
  • Design of Embedded DSP Processors Unit 7: Programming Toolchain
    © Copyright of Linköping University, all rights reserved ® TSEA80 by Dake Liu: [email protected] Design of Embedded DSP Processors Unit 7: Programming toolchain 9/26/2017 Unit 7 of TSEA26 – 2017 –H1 1 © Copyright of Linköping University, all rights reserved ® TSEA80 by Dake Liu: [email protected] Toolchain introduction There are two kinds of tools 1.The ASIP design tool for HW designers 。Frontend tool: Profiler and architecture optimizer 。Backend tool: Processor (ASIP) synthesizer 。Pipeline accurate simulator: For HW debugging 2.The assembly coding tool for programmers 。C-compiler, Assembler, Linker, (Loader) 。 Instruction set simulator: for ASM programmers 。 ASM coding Debugger: for firmware designers 9/26/2017 Unit 7 of TSEA26 – 2017 –H1 2 © Copyright of Linköping University, all rights reserved ® TSEA80 by Dake Liu: [email protected] Job loads to develop an ASIP Processor HW architecture Toolchain and kernel lib SW Ecological env 9/26/2017 Unit 7 of TSEA26 – 2017 –H1 3 Product © Copyright of Linköping University, all rights reserved ® Source code TSEA80 by Dake Liu: [email protected] Specification Lexical analysis, parsing Compiler Understand CFG extraction Front-end Applications CFG Front-end Function and Architecture design Static Specification Annotation profiling ASM Dynamic Instruction set Stimuli Critical path Specification profiling Cost and ASIP design Performance document Estimation ASIP Designer Synthesizer Idea + Application analysis Benchmark nML language, PDG language and chess compiler Synthesized ASIP Architecture Assembly Constraint
    [Show full text]
  • System-Level Energy Optimisation Methodologies for DRAM Memory of Embedded Systems
    System-level Energy Optimisation Methodologies for DRAM Memory of Embedded Systems by Su Myat Min Shwe A Thesis Submitted in Accordance with the Requirements for the Degree of Doctor of Philosophy School of Computer Science and Engineering The University of New South Wales Nov 2013 ⃝c Copyright by Su Myat Min Shwe 2013 All Rights Reserved ii Thesis Publications • S. M. Min, H. Javaid, A. Ignjatovic and S. Parameswaran. A Case Study on Exploration of Last-level Cache for Energy Reduction in DDR3 DRAM. In 2nd Mediterranean Conference on Embedded Computing, MECO 2013 & ECyPS2013,´ Budva, Montenegro. • S. M. Min, H. Javaid and S. Parameswaran. XDRA: Exploration and Opti- mization of Last-level Cache for Energy Reduction in DDR DRAMs. In Design Automation Conference, DAC'13, USA, June 2013. • S. M. Min, H. Javaid and S. Parameswaran. RExCache: Rapid Exploration of Unified Last-level Cache. In Asia and South Pacific Design Automation Conference, ASP-DAC'13, Japan, Jan 2013. • S. M. Min, J. Peddersen, and S. Parameswaran. Realising Cycle Accu- rate Processor-Memory Simulation via Interface Abstraction. In VLSI Design (VLSI Design), 2011 24th International Conference on VLSI Design, VLSI'11, India, Jan 2011. vii Contributions of this Thesis • A novel interface abstraction layer between the processor and memory system is proposed to implement a cycle-accurate processor-memory system simulator, so that detailed statistics of the memory system, such as performance, and power consumption, can be captured cycle-accurately. • A novel estimation methodology of the execution time and energy consumption of the memory system is proposed. • A rapid exploration framework is presented to quickly estimate a suitable last- level cache configuration which enables maximum power savings with negligible performance degradation of the memory system.
    [Show full text]
  • Department of Computer Science and Engineering Curriculum and Syllabi – Regulations 2011
    DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CURRICULUM AND SYLLABI – REGULATIONS 2011 HOURS/WEEK MAXIMUM MARKS S.NO CODE COURSE CREDITS L T P CA FE TOTAL SEMESTER - 1 THEORY 1 11USL101 Communication Skills - I 3 0 1 3 40 60 100 2 11USM101 Engineering Mathematics - I 3 1 0 4 40 60 100 3 11USC102 Chemistry for Computing Sciences 3 0 0 3 40 60 100 4 11UCK101 Fundamentals of Computing 3 0 0 3 40 60 100 5 11USP102 Physics for Computing Sciences 3 0 0 3 40 60 100 Basics of Electrical and Electronics 6 11UFK101 3 1 0 4 40 60 100 Engineering 7 11UCK102 History of Science and Engineering 1 0 0 1 100 - 100 PRACTICAL 1 11USH111 Physical Science lab I 0 0 3 1 40 60 100 2 11UCK103 Computing Practices Lab 0 0 3 2 40 60 100 3 11UAK108 Engineering Graphics Lab 1 0 3 2 40 60 100 TOTAL 20 2 10 26 HOURS/WEEK MAXIMUM MARKS S.NO CODE COURSE CREDITS L T P CA FE TOTAL SEMESTER - 2 THEORY 1 11USL201 Communication Skills - II 3 0 1 3 40 60 100 2 11USM201 Engineering Mathematics - II 3 1 0 4 40 60 100 3 11USC201 Environmental Science and Engineering 3 0 0 3 40 60 100 4 11UCK201 C Programming and Practices 3 1 0 4 40 60 100 5 11UAK201 Engineering Mechanics 3 1 0 4 40 60 100 6 11USP202 Science of Engineering Materials 3 0 0 3 40 60 100 PRACTICAL 1 11USH211 Physical Sciences Lab II 0 0 3 1 40 60 100 2 11UCK202 C Programming Lab 0 0 3 2 40 60 100 3 11UAK204 Engineering Practices Lab 0 0 3 2 40 60 100 TOTAL 18 3 10 26 HOURS/WEEK MAXIMUM MARKS S.NO CODE COURSE CREDITS L T P CA FE TOTAL SEMESTER - 3 THEORY 1 11USM301 Engineering Mathematics- III 3 1 0 4 40 60 100
    [Show full text]
  • POLITECNICO DI MILANO Master of Science Intelecommunication Engineering
    POLITECNICO DI MILANO Master of Science inTelecommunication engineering Electronics, Information and Bioengineering Department Visual Search modeling for end to end simulation of a Cyber Physical Systems Supervisor: Prof. Marco Marcon Advisor: Eng. Danilo Pietro Pau Eng. Emanuele Plebani Graduation thesis of: Shen Yun 835888 Acadmic year 2015 - 2016 Acknowledgements There are people whom I would like to acknowledge, for their assistance and support during my studies in Politecnico di Milano. I would like to thank all the wonderful teachers, colleagues, family, and friends whom I have been fortunate to interact with during my lifetime. I would like to take this opportunity to express my sincere gratitude and appreciation to my supervisor in STMicroelectronics, Danilo Pau for his countless efforts in guiding and encouraging me throughout my studies and work. His friendly attitude has been a very strong support for me to work with him. This work without his guidances and encouragements was not possible. I am so grateful to him. I am also thankful to Prof. Marco Marcon, for his valuable advices in monthly meetings and discussions, which was a plus point during my re- search. Without doubt, all these meetings together guided me into a bright way to handle the research and studies. I would like to give special thanks to Eng.Emanuele Plebani and Eng.Marco Brando Paracchini in STMicroelectronics for the uncountable helps and ad- vices they have given to me during my internship in STMicroelectronics. Also I have to thank my colleagues in the university, for their effortless helps, valuable advices and discussions. We had great and unforgettable times during all these years.
    [Show full text]