DOCSLIB.ORG

IRIX® Device Driver Programmer's Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
IRIX® Device Driver Programmer's Guide IRIX® Device Driver Programmer’s Guide Document Number 007-0911-210 CONTRIBUTORS Written by David Cortesi, John Raithel, Bill Tuthill, and Anita Manders UpdatedbyJulieBoneyandStevenLevine Illustrated by Dany Galgani, Cheri Brown, and Chrystie Danzer Production by Karen Jacobson COPYRIGHT © 1998-2003 Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as "commercial computer software" subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics, SGI, the SGI logo, Challenge, Indigo, IRIS, IRIX, O2, Octane, Onyx, Onyx2, and Origin are registered trademarks and Indigo2,Indigo2 Maximum Impact, IRIS InSight, Power Challenge, Power Channel, Power Indigo2,PowerOnyx,andREACT/proare trademarks of Silicon Graphics, Inc., in the United States and/or other countries worldwide. Indy is a registered trademark, used under license in the United States and owned by Silicon Graphics,Inc.inothercountriesworldwide. IBM is a trademark of International Business Machines Corporation. Intel is a registered trademark of Intel Corporation. MC6800, MC68000, and VERSAbus are trademarks of Motorola Corporation. MIPS, R4000, and R8000 are registered trademarks and R5000 and R10000 are trademarks of MIPS Technologies, Inc., used under license by Silicon Graphics, Inc. Sun and SunOS are trademarks of Sun Microsystems, Inc. UNIX, the X device, and X Window System are registered trademarks of the Open Group in the United States and other countries. Cover design by Sarah Bolles, Sarah Bolles Design, and Dany Galgani, SGI Technical Publications. New Features in This Guide This rewrite of the IRIX Device Driver Programmer’s Guide supports the IRIX 6.5.22 release. New Features Documented This manual includes information on using a PCI driver to interrogate a PCI Bus in “Interrogating a PCI Bus” on page 757. 007-0911-210 iii Record of Revision Version Description 120 July 1998 Incorporates information for the IRIX 6.5 release. 130 October 1998 Incorporates information for the IRIX 6.5.2 release. 140 February 1999 Incorporates information for the IRIX 6.5.3 release. 150 April 2000 Incorporates information for the IRIX 6.5.8 release. 160 June 2000 Incorporates information for the IRIX 6.5.9 release. 170 December 2000 Incorporates information for the IRIX 6.5.11 release. 180 May 2001 Incorporates information for the IRIX 6.5.12 release. 190 July 2002 Incorporates information for the IRIX 6.5.17 release. 200 August 2003 Incorporates information for the IRIX 6.5.21 release. 210 November 2003 Incorporates information for the IRIX 6.5.22 release. 007-0911-210 v Contents Examples ........................xxvii Figures .........................xxix Tables .........................xxxi WhatYouNeedtoKnowtoWriteDeviceDrivers............xxxvii UpdatingDeviceDriversfromPreviousReleasestoIRIX6.5 . .xxxviii UpdatingaDeviceDriverfromIRIX6.2..............xxxviii UpdatingaDeviceDriverfromIRIX6.3..............xxxix UpdatingaDeviceDriverfromIRIX6.4..............xxxix WhatThisGuideContains....................xl OtherSourcesofInformation...................xli DeveloperProgram.....................xli InternetResources.....................xli StandardsDocuments....................xlii Importantmanpages.....................xlii AdditionalReading.................... xliii ReaderComments...................... xliv 007-0911-210 vii Contents PART I IRIX Device Integration 1. Physical and Virtual Memory ...................3 CPUAccesstoMemoryandDevices..................3 CPUModules.......................4 CPUAccesstoMemory....................5 ProcessorOperatingModes...................6 VirtualAddressMapping...................6 AddressSpaceCreation....................7 AddressExceptions.....................8 CPUAccesstoDeviceRegisters..................8 DirectMemoryAccess....................10 PIOAddressesandDMAAddresses................11 CacheUseandCacheCoherency.................13 The32-BitAddressSpace.....................14 Segmentsofthe32-bitAddressSpace................15 VirtualAddressMapping...................17 UserProcessSpace—kuseg...................17 KernelVirtualSpace—kseg2...................18 CachedPhysicalMemory—kseg0.................18 UncachedPhysicalMemory—kseg1................18 The64-BitAddressSpace.....................19 Segmentsofthe64-BitAddressSpace................19 Compatibilityof32-Bitand64-BitSpaces...............21 64-BitAddressFormat....................21 VirtualAddressMapping...................22 UserProcessSpace—xkuseg...................23 SupervisorModeSpace—xksseg.................23 KernelVirtualSpace—xkseg...................23 PhysicalAddress......................24 Cache-ControlledPhysicalMemory—xkphys..............24 viii 007-0911-210 Contents Address Space Usage in SGI Origin 2000 Systems. 26 UserProcessSpaceandKernelVirtualSpace..............26 UncachedandSpecialAddressSpaces................26 CachedAccesstoPhysicalMemory................27 UncachedAccesstoMemory..................29 SynchronizationAccesstoMemory................29 DeviceDriverUseofMemory...................31 Allowingfor64-BitMode...................31 MemoryUseinUser-LevelDrivers.................32 MemoryUseinKernel-LevelDrivers................34 2. Device Configuration .....................37 DeviceSpecialFiles......................37 DevicesasFiles......................38 BlockandCharacterDeviceAccess.................38 MultipleDeviceNames....................39 MajorDeviceNumber....................40 MinorDeviceNumber....................41 CreatingConventionalDeviceNames................42 HardwareGraph.......................44 UNIXHardwareAssumptions,OldandNew..............44 HardwareGraphFeatures...................45 /hwFilesystem......................48 DriverInterfacetoHwgraph..................49 HardwareInventory......................50 UsingtheHardwareInventory..................50 CreatinganInventoryEntry...................53 UsingioconfigforGlobalControllerNumbers.............53 ConfigurationFiles......................57 MasterConfigurationDatabase..................57 KernelConfigurationFiles...................58 SystemTuningParameters...................61 XDisplayManagerConfiguration.................61 007-0911-210 ix Contents 3. Device Control Software .....................63 User-LevelDeviceControl....................63 PCIMappingSupport.....................64 EISAMappingSupport....................64 VMEMappingSupport....................65 User-LevelDMAFromtheVMEBus................65 User-LevelControlofSCSIDevices.................65 ManagingExternalInterrupts..................66 Kernel-LevelDeviceControl....................66 KindsofKernel-LevelDrivers..................66 TypicalDriverOperations...................67 Upper and Lower Halves . 75 LayeredDrivers......................77 CombinedBlockandCharacterDrivers...............77 DriversforMultiprocessors...................77 LoadableDrivers......................78 PART II Device Control From Process Space 4. User-Level Access to Devices ...................83 PCIProgrammedI/O......................83 MappingaPCIDeviceIntoProcessAddressSpace............84 PCIDeviceSpecialFiles....................84 Usingmmap()WithPCIDevices.................86 PCIBusHardwareErrors....................87 PCIPIOExample......................87 EISAProgrammedI/O.....................89 MappinganEISADeviceIntoMemory................89 EISAPIOBandwidth.....................91 VMEProgrammedI/O.....................92 MappingaVMEDeviceIntoProcessAddressSpace............92 VMEPIOAccess......................95 VMEUser-LevelDMA......................96 UsingtheDMALibraryFunctions.................97 x 007-0911-210 Contents 5. User-LevelAccess toSCSI Devices..................99 OverviewofthedsreqDriver...................100 GenericSCSIDeviceSpecialFiles..................100 MajorandMinorDeviceNumbersin/dev/scsi.............101 FormofFilenamesin/dev/scsi..................101 CreatingAdditionalNamesin/dev/scsi...............102 RelationshiptoOtherDeviceSpecialFiles...............103 ThedsreqStructure......................103 Valuesfords_flags.....................105 DataTransferOptions....................107 ReturnCodesandStatusValues.................107 TestingtheDriverConfiguration..................110 UsingtheSpecialDS_RESETandDS_ABORTCalls.............111 UsingDS_ABORT.....................111 UsingDS_RESET......................112 UsingdslibFunctions......................112 dslibFunctions......................112 Usingdsopen()anddsclose()..................113 IssuingaRequestWithdoscsireq().................115 SCSIUtilityFunctions....................115 UsingCommand-BuildingFunctions................117 ExampledslibProgram.....................124 6. Control of External Interrupts ...................135 ExternalInterruptsinChallengeandOnyxSystems.............135
Load more

Recommended publications
  • Paper in PDF Format
    Managing System Resources on ‘Teras’ Experiences in Managing System Resources on a Large SGI Origin 3800 Cluster The paper to the presentation given at the CUG SUMMIT 2002 held at the University of Manchester. Manchester (UK), May 20-24 2002. http://www.sara.nl Mark van de Sanden [email protected] Huub Stoffers [email protected] Introduction Outline of the Paper This is a paper about our experiences with managing system resources on ‘Teras’. Since November 2000 Teras, a large SGI Origin 3800 cluster, is the national supercomputer for the Dutch academic community. Teras is located at and maintained by SARA High Performance Computing (HPC). The outline of this presentation is as follows: Very briefly, we will tell you what SARA is, and what we presently do, particularly in high performance computing, besides maintaining Teras. Subsequently, to give you an idea, on the one hand which resources are available on Teras, and on the other hand what resources are demanded, we will give overviews of three particular aspects of the Teras: 1) Some data on the hardware – number of CPUs, memory, etc. - and the cluster configuration, i.e. description of the hosts that constitute the cluster. 2) Identification of the key software components that are used on the system; both, system software components, as well as software toolkits available to users to create their (parallel) applications. 3) A characterization of the ‘job mix’ that runs on the Teras cluster. Thus equipped with a clearer idea of both ‘supply’ and ‘demand’ of resources on Teras, we then state the resource allocation policy goals that we pursue in this context, and we review what resource management possibilities we have at hand and what they can accomplish for us, in principle.
    [Show full text]
  • Overview and History Nas Overview
    zjjvojvovo OVERVIEWNAS OVERVIEW AND HISTORY a Look at NAS’ 25 Years of Innovation and a Glimpse at the Future In the mid-1970s, a group of Ames aerospace researchers began to study a highly innovative concept: NASA could transform U.S. aerospace R&D from the costly and cghghmgm time-consuming wind tunnel-based process to simulation-centric design and engineer- ing by executing emerging computational fluid dynamics (CFD) models on supercom- puters at least 1,000 times more powerful than those commercially available at the time. In 1976, Ames Center Director Dr. Hans Mark tasked a group led by Dr. F. Ronald Bailey to explore this concept, leading to formation of the Numerical Aerodynamic Simulator (NAS) Projects Office in 1979. At the same time, a user interface group was formed consisting of CFD leaders from industry, government, and academia to help guide requirements for the NAS concept gmfgfgmfand provide feedback on evolving computer feasibility studies. At the conclusion of these activities in 1982, NASA management changed the NAS approach from a focus on purchasing a specially developed supercomputer to an on-going Numerical Aerody- namic Simulation Program to provide leading-edge computational capabilities based on an innovative network-centric environment. The NAS Program plan for implementing this new approach was signed on February 8, 1983. Grand Opening As the NAS Program got underway, a projects office to a full-fledged division its first supercomputers were installed at Ames. In January 1987, NAS staff and in Ames’ Central Computing Facility, equipment were relocated to the new starting with a Cray X-MP-12 in 1984.
    [Show full text]
  • Fast Synchronization on Shared-Memory Multiprocessors: an Architectural Approach
    Fast Synchronization on Shared-Memory Multiprocessors: An Architectural Approach Zhen Fang1, Lixin Zhang2, John B. Carter1, Liqun Cheng1, Michael Parker3 1 School of Computing University of Utah Salt Lake City, UT 84112, U.S.A. fzfang, retrac, [email protected] Telephone: 801.587.7910 Fax: 801.581.5843 2 IBM Austin Research Lab 3 Cray, Inc. 11400 Burnet Road, MS 904/6C019 1050 Lowater Road Austin, TX 78758, U.S.A. Chippewa Falls, WI 54729, U.S.A. [email protected] [email protected] Abstract Synchronization is a crucial operation in many parallel applications. Conventional synchronization mechanisms are failing to keep up with the increasing demand for efficient synchronization operations as systems grow larger and network latency increases. The contributions of this paper are threefold. First, we revisit some representative synchronization algorithms in light of recent architecture innovations and provide an example of how the simplifying assumptions made by typical analytical models of synchronization mechanisms can lead to significant performance estimate errors. Second, we present an architectural innovation called active memory that enables very fast atomic operations in a shared-memory multiprocessor. Third, we use execution-driven simulation to quantitatively compare the performance of a variety of synchronization mechanisms based on both existing hardware techniques and active memory operations. To the best of our knowledge, synchronization based on active memory outforms all existing spinlock and non-hardwired barrier implementations by a large margin. Keywords: distributed shared-memory, coherence protocol, synchronization, barrier, spinlock, memory controller This effort was supported by the National Security Agency (NSA), the Defense Advanced Research Projects Agency (DARPA) and Silicon Graphics Inc.
    [Show full text]
  • Remanufactured SGI™ Origin™ 2000 High-Performance Server
    Product Guide Remanufactured SGI™ Origin™ 2000 High-Performance Server Origin 2000 Rack Multirack System The rack-mounted Connect multiple racks as a shared- Origin 2000 system memory powerhouse or redeploy is the industry’s those assets into multiple, tightly most powerful and integrated departmental servers. flexible shared-memory Add IRIS FailSafe™ software to server. Easily expand provide failover between systems, the system by adding and Origin 2000 becomes the additional racks. ultimate high-availability server for critical computational and business solutions. Origin 2000 Deskside Revolutionary Server for Your Expanding Business SGI server family, can expand from dual-processor With its outstanding Today’s corporate environment is characterized by deskside systems to powerful 512-processor scalable price/performance, the a rapid growth in communications requirements servers without disruptive and expensive box-swaps deskside Origin 2000 and continual organizational change. A great deal common with other server solutions. System server is ideal for of energy is spent planning future system purchases resources can be deployed as tightly integrated evolving applications in an ongoing effort to keep system capabilities arrays of small Origin 2000 systems or as single requiring expansion capability. Seamless upgradability to larger ahead of application demands. Corporations require large shared-memory systems capable of meeting rack-based configurations supports scalable, flexible computer systems that can adapt the most demanding data processing and your growing requirements. to business change and satisfy growing server computing requirements. requirements. SGI offers you a proven, more adaptable way to purchase your data processing, SGI pioneered the development and delivery of computation, and communications capabilities. shared-memory parallel processing systems.
    [Show full text]
  • SGI™ Origin 3000 Series Technical Configuration Owner's Guide
    SGI™ Origin 3000 Series Technical Configuration Owner’s Guide Document Number 007-4311-002 CONTRIBUTORS Written by Dick Brownell Illustrated by Dan Young Production by Diane Ciardelli Engineering contributions by SN1 Electrical, Mechanical, Manufacturing, Marketing, and Site Planning teams COPYRIGHT © 2000 Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation. The contents of this document may not be copied or duplicated in any form, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as “commercial computer software” subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy. 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics is a registered trademark and SGI, the SGI logo, Origin, Onyx3, and IRIS InSight are trademarks of Silicon Graphics, Inc. PostScript is a trademark of Adobe Systems, Inc. MIPS is a registered trademark of MIPS Technologies, Inc. Windows and Windows NT are registered trademarks of Microsoft Corporation. DVCPRO is a trademark of Panasonic, Inc. Linux is a registered trademark of Linus Torvalds.
    [Show full text]
  • Sgrortgtn'" 3000 Sertes Modular, Hlgh-Performance Servers Sgiorigin 3000 Series Product Stanford and SGI .Q.Y..~Iyi~W
    ENCLOSURE 2 • l~ Product Guide 5 ...... SGrOrtgtn'" 3000 Sertes Modular, Hlgh-Performance Servers SGIOrigin 3000 Series Product Stanford and SGI .Q.y..~IYi~w. Announce New ~l,;?!.Q[igln.~2..Q.Q Partnership in §.l,;?LQ.r:isln Biomedical ~ Supercomputing SGI Origin 3400 [more] SGI Origin 3800 SARA Supercomputer System Facility Installation [more] Software Modular NUMAflex Supercomputing [view] Bricks ill Partijioning SAIC Upgrades FBI's The SGI Origin 3000 series takes system modularity to Datasheet & National Instant new heights, as NUMAflex™ allows you to scale CPU, Criminal Background White Papers storage, and I/O components independently within each Check System with Server system. Complete multidimensional flexibility allows SGI Origin Technology Solutions organizations to deploy. service, and expand system [more] components in every possible dimension to meet any Related News ShareAPhoto Unveils business demand. The only limitation is your imagination. Revolutionary Online Contact Us Digital Video Solution Using SGI Origin 3000 Configure Series Server [more] This System SGIOrigin Origin 3000:S ~ll.if.S 3200 SGIOrigin dem 3400 p';:2l;? i:t ~{!q(lj(~~ M'l\;iUlilM\;j SGIOrigin f·;ilS~".~ pi<~.hi 3800 Related Sites SGIOnyx 3000 Series Storage Networking Streaming Media privacy policy IQyestions/CQmments • Copyright © 1993-2001 Silicon Graphics, Inc. All rights reserved. ITrademark InfonDation °SGIOrigin Product Overview 3000 Series SGITM Origin™ 3000 Series of Servers Product Overview The SGITM Origin™ 3000 Series of servers sets the standard for high • S.G.LQ.r.igin.~2..QQ performance in today's market place by delivering flexibility, resiliency, • S.g.LQrisin investment protection, and performance in a new and innovative 3200c package.
    [Show full text]
  • Accelerating Scientific Discovery Through Computation and Visualization
    Volume 105, Number 6, November–December 2000 Journal of Research of the National Institute of Standards and Technology [J. Res. Natl. Inst. Stand. Technol. 105, 875-894 (2000)] Accelerating Scientific Discovery Through Computation and Visualization Available online http://www.nist.gov/jres Please note that although all figures in the printed version of this paper are in black and white, Figs. 1–3, 7–9, 12–14, and 17–19 in the online ver- sion are in color. Volume 105 Number 6 November–December 2000 James S. Sims, John G. Hagedorn, Peter The rate of scientific discovery can be condensate modeling, (2) fluid flow in M. Ketcham, Steven G. Satterfield, accelerated through computation and porous materials and in other complex Terence J. Griffin, William L. George, visualization. This acceleration results from geometries, (3) flows in suspensions, Howland A. Fowler, Barbara A. am Ende, the synergy of expertise, computing (4) x-ray absorption, (5) dielectric Howard K. Hung, Robert B. Bohn, John E. Koontz, Nicos S. Martys, Charles E. tools, and hardware for enabling high- breakdown modeling, and (6) dendritic Bouldin, James A. Warren, David L. performance computation, information growth in alloys. Feder, Charles W. Clark, B. James Filla, science, and visualization that is provided and Judith E. Devaney by a team of computation and visualiza- tion scientists collaborating in a peer-to- National Institute of Standards and peer effort with the research scientists. Technology, Gaithersburg, MD 20899-0001 In the context of this discussion, high Key words: discovery science; distri- [email protected] performance refers to capabilities beyond buted processing; immersive environments; [email protected] the current state of the art in desktop IMPI; interoperable MPI; message pass- [email protected] computing.
    [Show full text]
  • IRIX® 6.5.7 Update Guide 1600 Amphitheatre Pkwy
    IRIX® 6.5.7 Update Guide 1600 Amphitheatre Pkwy. Mountain View, CA 94043-1351 Telephone (650) 960-1980 FAX (650) 961-0595 February 2000 Dear Valued Customer, SGI is pleased to present the new IRIX 6.5.7 maintenance and feature release. Starting with IRIX 6.5, SGI created a new software upgrade release strategy, which delivers both the maintenance (6.5.7m) and feature (6.5.7f) streams. This upgrade is part of a family of releases that enhance IRIX 6.5. There are several benefits to this strategy: it provides periodic fixes to IRIX, it assists in managing upgrades, and it supports all platforms. Additional information on this strategy and how it affects you is included in the updated Installation Instructions manual contained in this package. If you need assistance, please visit the Supportfolio Online Web site at: http://support.sgi.com or contact your local support provider. 2 We thank you for your continued commitment to SGI. Sincerely, Jorge Helmer Vice President & General Manager Customer Support Division SGI 3 Welcome to your SGI IRIX 6.5.7 update. This booklet contains: • A list of key features in IRIX 6.5.7 • A list of CDs contained in the IRIX 6.5.7 update kit • A guide to SGI Web sites 4 IRIX 6.5.7 Key New Features The following features are in the core IRIX 6.5.7 overlays. Hardware Supported • Support for Fiber Channel Tape on a Storage Area Network (fabric) using the qLogic 2200 fibre channel controller Introduced in 6.5.6: • R12000S CPU on Origin 200, SGI 2100, SGI 2200, SGI 2400, and SGI 2800 systems Introduced in 6.5.5: • QLA2200
    [Show full text]
  • Numaflex Modular Computing: New Model for Scalable Computing Infrastructure
    NUMAflex Modular Computing: New Model for Scalable Computing Infrastructure Analysts: Earl C. Joseph II, Ph.D., Christopher G. Willard, Ph.D., and Debra Goldfarb Background Managers and users of high-performance computers (HPCs) require systems with the performance to address next-generation problems. They require the scalability to both manage large workloads and run large problems, the flexibility to configure systems to meet individual site requirements, the resiliency to be trusted with “bet-your-business” engineering and operations applications, and the investment protec- tion and longevity to incorporate Moore’s Law technology improve- ments without sacrificing effective components, software, and personnel skills. Computer vendors have responded to these requirements in part by developing scalable computer architectures. Although great strides in scalability have been made over the last decade, we believe that the full potential of computer scaling has yet to be fulfilled. In designing suc- cessful, scalable high-performance computers, manufacturers have to balance such factors as cost, performance, feature richness, form fac- tors, and scalability ranges. The most successful of today’s scalable sys- tem designs started with powerful microprocessors, industry standard DRAM or SDRAM memory components, and standard I/O products. The technology for connecting these components is the number-one challenge for computer designers, and it determines the overall effec- tiveness of the architecture. A major challenge has been to design systems that can grow in multiple dimensions, such as processing performance, memory and I/O, while maintaining consistent price/performance across all configurations and allowing each dimension to expand independently from the others (e.g., increasing I/O without increasing processors.) The capability to tightly integrate these HPC systems with graphics subsystems and large-scale data storage facilities has also become a requirement for many customers.
    [Show full text]
  • The SGI Origin: a Ccnuma Highly Scalable Server
    The SGI Origin: A ccNUMA Highly Scalable Server James Laudon and Daniel Lenoski Silicon Graphics, Inc. 2011 North Shoreline Boulevard Mountain View, California 94043 [email protected] [email protected] Abstract Node 0 The SGI Origin 2000 is a cache-coherent non-uniform memory access (ccNUMA) multiprocessor designed and manufactured by Proc A Proc B Silicon Graphics, Inc. The Origin system was designed from the ground up as a multiprocessor capable of scaling to both small Node Node 511 and large processor counts without any bandwidth, latency, or cost Mem 1 cliffs.The Origin system consists of up to 512 nodes interconnected & Hub IO by a scalable Craylink network. Each node consists of one or two Dir Chip Xbar R10000 processors, up to 4 GB of coherent memory, and a connec- tion to a portion of the XIO IO subsystem. This paper discusses the motivation for building the Origin 2000 and then describes its ar- IO Ctrls chitecture and implementation. In addition, performance results are presented for the NAS Parallel Benchmarks V2.2 and the Scalable Interconnect Network SPLASH2 applications. Finally, the Origin system is compared to other contemporary commercial ccNUMA systems. Figure 1 Origin block diagram 1 Background shared memory (DSM), with cache coherence maintained via a di- Silicon Graphics has offered multiple generations of symmetric rectory-based protocol. A DSM system has the potential for meet- multiprocessor (SMP) systems based on the MIPS microproces- ing all three goals: scalability, ease of programming, and cost. The sors. From the 8 processor R3000-based Power Series to the 36 directory-based coherence removes the broadcast bottleneck that processor R4000-based Challenge and R10000-based Power Chal- prevents scalability of the snoopy bus-based coherence.
    [Show full text]
  • SGI® Fibre Channel PCI Option Board and XIO™ Option Board User's
    SGI® Fibre Channel PCI Option Board and XIO™ Option Board User’s Guide 007-3633-006 CONTRIBUTORS Written by Carolyn Curtis Updated by Matt Hoy and Nancy Heller Illustrated by Dan Young Edited by Susan Wilkening Production by Karen Jacobson Contributions by William Mckevitt, Michael Raskie, Carl Rigg, Yin So, and Audy Watson. Cover Design By Sarah Bolles, Sarah Bolles Design, and Dany Galgani, SGI Technical Publications. COPYRIGHT © 2003, Silicon Graphics, Inc. All rights reserved; provided portions may be copyright in third parties, as indicated elsewhere herein. No permission is granted to copy, distribute, or create derivative works from the contents of this electronic documentation in any manner, in whole or in part, without the prior written permission of Silicon Graphics, Inc. LIMITED RIGHTS LEGEND The electronic (software) version of this document was developed at private expense; if acquired under an agreement with the USA government or any contractor thereto, it is acquired as "commercial computer software" subject to the provisions of its applicable license agreement, as specified in (a) 48 CFR 12.212 of the FAR; or, if acquired for Department of Defense units, (b) 48 CFR 227-7202 of the DoD FAR Supplement; or sections succeeding thereto. Contractor/manufacturer is Silicon Graphics, Inc., 1600 Amphitheatre Pkwy 2E, Mountain View, CA 94043-1351. TRADEMARKS AND ATTRIBUTIONS Silicon Graphics, SGI, the SGI logo, InfiniteReality, IRIX, O2, Octane, Onyx, Onyx2, and Origin are registered trademarks, and GIGAchannel, NUMAlink, and XIO are trademarks of Silicon Graphics, Inc., in the United States and/or other countries worldwide. R10000 is a registered trademark of MIPS Technologies, Inc., used under license by Silicon Graphics, Inc., in the United States and/or other countries worldwide.
    [Show full text]
  • Shared Memory Multiprocessor-A Brief Study
    © 2014 IJIRT | Volume 1 Issue 6 | ISSN : 2349-6002 SHARED MEMORY MULTIPROCESSOR-A BRIEF STUDY Shivangi Kukreja,Nikita Pahuja,Rashmi Dewan Student,Computer Science&Engineering,Maharshi Dayanand University Gurgaon,Haryana,India Abstract- The intention of this paper is to provide an The popularity of these systems is not due simply to overview on the subject of Advanced computer the demand for high performance computing. These Architecture. The overview includes its presence in systems are excellent at providing high throughput hardware and software and different types of for a multiprocessing load, and function effectively organization. This paper also covers different part of as high-performance database servers, network shared memory multiprocessor. Through this paper we are creating awareness among the people about this servers, and Internet servers. Within limits, their rising field of multiprocessor. This paper also offers a throughput is increased linearly as more processors comprehensive number of references for each concept are added. in SHARED MEMORY MULTIPROCESSOR. In this paper we are not so interested in the performance of database or Internet servers. That is I. INTRODUCTION too passé; buy more processors, get better In the mid-1980s, shared-memory multiprocessors throughput. We are interested in pure, raw, were pretty expensive and pretty rare. Now, as unadulterated compute speed for our high hardware costs are dropping, they are becoming performance application. Instead of running hundreds commonplace. Many home computer systems in the of small jobs, we want to utilize all $750,000 worth under-$3000 range have a socket for a second CPU. of hardware for our single job.
    [Show full text]