DOCSLIB.ORG

Engines Mapping 390,00

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Engines Mapping 390,00 Price List Rev. July 2017 ECM Titanium Code Product Description Price (€) Chiptuning Software in full drivers version. 149757ECM9 ECM Titanium Features: see table ( CKS algo. Not included ). 2.200,00 Included 12 months of subscription. Chiptuning Software in full drivers version. Features: see table ( CKS algo. Not included ). 149757ECMP ECM Titanium - Promo 1.100,00 Available only in association with KESSv2 or KTAG in Master version. Included 12 months of subscription. Chiptuning Software in credit version. 149757EC10 ECM Titanium - Credit Features: see table ( CKS algo. Not included ) 890,00 1000 credits for downloading Drivers and / or Checksum included. ECM Titanium Upgrade of the software from Credit to Full driver version. 149757EC11 1.350,00 Upgrade from Credit version Included 12 months of subscription. ECM Titanium Customer Price List ~ 2 ~ All prices Exclude VAT. ECM Titanium - Plugin and Subscription Code Product Description Price (€) 149757ECMD Driver Maker Additional plugin to create and modify Drivers. 450,00 149757CKPR Checksum Package Activation of all checksum available at the time of purchase. 1.100,00 149757EC12 Download Credit 1 x Credit activation to download Driver and/or checksum. 1,00 149757EC13 Download Credits 200 x Credit activation to download Driver and/or checksum. 180,00 149757EC14 Download Credits 400 x Credit activation to download Driver and/or checksum. 320,00 149757EC15 Download Credits 800 x Credit activation to download Driver and/or checksum. 560,00 18C7570001 ECM - 12 Months Subscription Technical Support, Updates and Download of Drivers 500,00 18C757EC06 ECM - 6 Months Subscription Technical Support, Updates and Download of Drivers 300,00 18C7570009 ECM - Checksum Subscription Checksum Downloading availabe only after purchasing Checksum Package. 220,00 ECM Titanium Customer Price List ~ 3 ~ All prices Exclude VAT. ECM Titanium - Main Functions Descrizione ECM Titanium - Full Version ECM Titanium - Credit Version Software Updates Enabled Enabled Driver List Updates Enabled Enabled Technical Support Subscription ------------ Online Request - Original File Subscription ------------ Online Request - New Driver Enabled Enabled Driver Data Bank Consultation Enabled Enabled Checksum Download Credits (207) Subscription Credits (207) Car Driver Download Subscription Credits (40) Bike Driver Download Subscription Credits (40) Truck Driver Download Subscription Credits (70) Agriculture Driver Download Subscription Credits (70) Marine Driver Download Subscription Credits (70) ECM Titanium (2) Customer Price List ~ 4 ~ All prices Exclude VAT. KESSv2 MASTER VERSION Code Product Description Price (€) 14P600KV01 KESSv2 Master (Tool) Tool and following cables: 144300KCAN 144300K201 1.500,00 Master protocol activation for Cars, LCVs and Bikes. 14P600KEF2 Car - Bike OBD Protocols 2.900,00 Included 12 months of subscription. Master protocol activation for Trucks. 14P600KV03 Truck OBD Protocols 4.000,00 Included 12 months of subscription. Master protocol activation for Agricultural Vehicles. 14P600KV06 Agriculture OBD Protocols 4.000,00 Included 12 months of subscription. Master protocol activation for Boats. 14P600KV12 Marine OBD Protocols 1.900,00 Included 12 months of subscription. Master protocol activation for Cars, LCVs, Bikes and Trucks. 14P600KV08 Car - Bike - Truck OBD Protocols 5.900,00 Included 12 months of subscription. Master protocol activation for Cars, LCVs, Bikes and Agricultural Vehicles. 14P600KV09 Car - Bike - Agriculture OBD Protocols 5.900,00 Included 12 months of subscription. Master protocol activation for Trucks and Agricultural Vehicles. 14P600KV10 Truck - Agriculture OBD Protocols 5.900,00 Included 12 months of subscription. Master protocol activation for all groups. 14P600KV11 Full OBD Protocols 7.000,00 Included 12 months of subscription. 14P600K2XC Car - Bike OBD Protocol Single Master protocol activation for Cars, LCVs and Bikes 490,00 14P600K2XT Truck - Agriculture - Marine Protocol Single Master protocol activation for Trucks, Agricultural Vehicles and Boats 990,00 KESSv2 Customer Price List ~ 5 ~ All prices Exclude VAT. KESSv2 SLAVE VERSION Code Product Description Price (€) 14P600KS01 KESSv2 Slave (Tool) Tool and following cables: 144300KCAN 144300K201 900,00 Slave protocol activation for Cars, LCVs and Bikes. 14P600KS03 Car - Bike OBD Protocols 1.100,00 Included 12 months of subscription. Slave protocol activation for Trucks. 14P600KS02 Truck OBD Protocols 1.700,00 Included 12 months of subscription. Slave protocol activation for Agricultural Vehicles. 14P600KS05 Agriculture OBD Protocols 1.700,00 Included 12 months of subscription. Slave protocol activation for Boats. 14P600KS10 Marine OBD Protocols 700,00 Included 12 months of subscription. Slave protocol activation for Cars, LCVs, Bikes and Trucks. 14P600KS07 Car - Bike - Truck OBD Protocols 2.500,00 Included 12 months of subscription. Slave protocol activation for Cars, LCVs, Bikes and Agricultural Vehicles. 14P600KS08 Car - Bike - Agriculture OBD Protocols 2.500,00 Included 12 months of subscription. Slave protocol activation for Trucks and Agricultural Vehicles. 14P600KS09 Truck - Agriculture OBD Protocols 2.500,00 Included 12 months of subscription. Slave protocol activation for all groups. 14P600KS06 Full OBD Protocols 3.100,00 Included 12 months of subscription. KESSv2 Customer Price List ~ 6 ~ All prices Exclude VAT. KESSv2 - Subscription Code Product Description Price (€) Master - 12 Months Subscription Technical Support, KSuite Software Updates Automatic receiving of new Master 18C7570003 1.000,00 Single Group Activation protocols for a single package of protocols. Master - 12 Months Subscription Technical Support, KSuite Software Updates Automatic receiving of new Master 18C757KM01 1.500,00 Multiple Group Activation protocols for a multiple packages of protocols. Slave - 12 Months Subscription Technical Support, KSuite Software Updates Automatic receiving of new Slave 18C7570008 600,00 Single Group Activation protocols for a single package of protocols. Slave - 12 Months Subscription Technical Support, KSuite Software Updates Automatic receiving of new Slave 18C7570010 1.000,00 Multiple Group Activation protocols for a multiple packages of protocols. KESSv2 Customer Price List ~ 7 ~ All prices Exclude VAT. KESSv2 - Set of Cables Code Product Description Price (€) Cable suitcase containing the following items: 144300K202 144300K203 144300K204 144300K205 144300K206 144300K239 144300KCA1 Complete Set of Car Cables 1.500,00 144300K240 144300K250 144300K264 14P600KT05 144300K253 – 144300K254 – 144300K259 – 144300K265 Cable suitcase containing the following items: 144300K207 144300K208 144300K209 144300K210 144300K212 144300K214 144300K215 144300K220 Complete Set of Truck Cables 144300K216 144300K217 144300K226 144300K233 144300K234 1.850,00 144300K235 144300K236 144300K237 144300K238 144300K245 144300K246 144300K249 Cable suitcase containing the following items: 144300K209 144300K226 144300K227 144300K228 144300K229 144300K230 144300K231 144300KTRT Complete Set of Agricultures Cables 1.450,00 144300K232 144300K233 144300K234 144300K245 144300K246 144300K248 144300K249 144300K255 144300K260 144300K262 Cable suitcases containing the following items: 144300K207 144300K208 144300K209 144300K210 144300K212 144300K214 144300K215 Complete Set of Cables Truck - 144300K216 144300K217 144300K226 144300K227 144300K228 144300K229 144300KTTT 2.500,00 Agricultures 144300K230 144300K231 144300K232 144300K233 144300K234 144300K235 144300K236 144300K237 144300K238 144300K245 144300K246 144300K248 144300K249 144300K251 144300K255 144300K260 144300K262 KESSv2 Customer Price List ~ 8 ~ All prices Exclude VAT. KESSv2 - Car Cables Code Product Description Price (€) 144300KCAN OBDII Cable OBDII standard Cable for CAN/J1850/KLINE lines 30,00 14P600KCK4 K4 Cable 25 pin Bootloader Cable 140,00 144300K201 Universal Cable Unversal Cable with 5 wires for nonstandard OBD connection 39,00 144300K202 BMW Cable 20 pin Diagnostic Connector Cable 119,00 144300K203 MERCEDES Cable 38 pin Diagnostic Connector Cable 140,00 144300K204 FIAT - ALFA - LANCIA Cable 38 pin Diagnotic ECU Connector Cable for BOSCH ECU (ME7.3.1/ME3.1/ME2.1/ME7.3H4) 159,00 144300K205 Porsche Cable OBD Connector Cable for BOSCH ECU (ME5.2.2) 99,00 144300K206 VAG Cable ECU Connector Cable for BOSCH ECU (EDC15) 140,00 144300K239 Mitsubishi Cable Double Diagnostic Connector Cable 99,00 144300K240 Subaru Cable Diagnostic Connector Cable and Jumpers 99,00 144300K250 Toyota - Lotus Cable OBDII Cable for Lotus and Toyota KLine 99,00 144300K264 Volvo Cable Volvo OBDII Cable for Bosch and Siemens ECUs 99,00 KESSv2 Customer Price List ~ 9 ~ All prices Exclude VAT. KESSv2 - Car Cables Code Product Description Price (€) 14P600KT05 VAG 1.6 TDI Unlocker Kit Protection removal kit for VAG 1.6TDI: 14P600BTLR14P600KT021400SWALIM 190,00 144300K253 VAG DSG DQ250 20 pin Diagnostic ECU Connector Cable for VAG DSG DQ250 100,00 144300K254 VAG DSG DQ200 25 pin Diagnostic ECU Connector Cable for VAG DSG DQ200 110,00 144300K259 VAG DSG DQ500 16 pin Diagnostic ECU Connector Cable for VAG DSG DQ500 110,00 144300K265 VAG DSG DL501 16 pin Diagnostic ECU Connector Cable for VAG DSG DL501 110,00 KESSv2 Customer Price List ~ 10 ~ All prices Exclude VAT. KESSv2 - Truck Cables Code Product Description Price (€) 144300K207 DAF Cable 16 pin Diagnostic Connector Cable 89,00 144300K208 DAF-MAN-SCANIA Cable OBDII Diagnostic Connector Cable
Load more

Recommended publications
  • Computer Architectures
    Computer Architectures Motorola 68000, 683xx a ColdFire – CISC CPU Principles Demonstrated Czech Technical University in Prague, Faculty of Electrical Engineering AE0B36APO Computer Architectures Ver.1.10 1 Original Desktop/Workstation 680X0 Feature 68000 'EC000 68010 68020 68030 68040 68060 Data bus 16 8/16 16 8/16/32 8/16/32 32 32 Addr bus 23 23 23 32 32 32 32 Misaligned Addr - - - Yes Yes Yes Yes Virtual memory - - Yes Yes Yes Yes Yes Instruct Cache - - 3 256 256 4096 8192 Data Cache - - - - 256 4096 8192 Memory manager 68451 or 68851 68851 Yes Yes Yes ATC entries - - - - 22 64/64 64/64 FPU interface - - - 68881 or 68882 Internal FPU built-in FPU - - - - - Yes Yes Burst Memory - - - - Yes Yes Yes Bus Cycle type asynchronous both synchronous Data Bus Sizing - - - Yes Yes use 68150 Power (watts) 1.2 0.13-0.26 0.13 1.75 2.6 4-6 3.9-4.9 at frequency of 8.0 8-16 8 16-25 16-50 25-40 50-66 MIPS/kDhryst. 1.2/2.1 2.5/4.3 6.5/11 14/23 35/60 100/300 Transistors 68k 84k 190k 273k 1,170k 2,500k Introduction 1979 1982 1984 1987 1991 1994 AE0B36APO Computer Architectures 2 M68xxx/CPU32/ColdFire – Basic Registers Set 31 16 15 8 7 0 User programming D0 D1 model registers D2 D3 DATA REGISTERS D4 D5 D6 D7 16 15 0 A0 A1 A2 A3 ADDRESS REGISTERS A4 A5 A6 16 15 0 A7 (USP) USER STACK POINTER 0 PC PROGRAM COUNTER 15 8 7 0 0 CCR CONDITION CODE REGISTER 31 16 15 0 A7# (SSP) SUPERVISOR STACK Supervisor/system POINTER 15 8 7 0 programing model (CCR) SR STATUS REGISTER 31 0 basic registers VBR VECTOR BASE REGISTER 31 3 2 0 SFC ALTERNATE FUNCTION DFC CODE REGISTERS AE0B36APO Computer Architectures 3 Status Register – Conditional Code Part USER BYTE SYSTEM BYTE (CONDITION CODE REGISTER) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T1 T0 S 0 0 I2 I1 I0 0 0 0 X N Z V C TRACE INTERRUPT EXTEND ENABLE PRIORITY MASK NEGATIVE SUPERVISOR/USER ZERO STATE OVERFLOW CARRY ● N – negative ..
    [Show full text]
  • MPC555 Interrupts by John Dunlop, Josef Fuchs, and Steve Mihalik Rev
    Order this document by: MOTOROLA AN2109/D SEMICONDUCTOR APPLICATION NOTE MPC555 Interrupts by John Dunlop, Josef Fuchs, and Steve Mihalik Rev. 0, 26 July 2001 1 Introduction The MPC555 has numerous timers, peripherals and input pins that can generate interrupts. This appli- cation note describes how the interrupts work and how to write software for their initialization and ser- vice routines. Examples illustrate how interrupt handler routines written in assembler, C and even controlled by an operating system can have a dramatic variation in overhead. This overhead is almost entirely caused by the amount of context, (i.e., registers), saved and restored in the routine. Although this application note focuses on interrupts, the discussion of context saving and restoring ap- plies to other exceptions as well as other Motorola PowerPC™ microcontrollers. In addition, later MPC5xx microprocessors include an enhanced interrupt controller which has features to reduce laten- cy. A summary of these features, which are optional to use in these later microcontrollers is listed in Section Appendix B Enhanced Interrupt Controller Summary. 2 Background 2.1 Interrupts versus Exceptions Definitions of “interrupts” and “exceptions” are not always consistent in PowerPC™ literature. The fol- lowing definitions are used for this application note. Exceptions are events that change normal program flow and machine state. Some examples of excep- tions are reset, decrementer passing zero, system call instruction, various bus access errors, and even a software or hardware debugger. When an exception occurs, a short hardware context switch takes place and the processor branches to an address (exception vector) which is unique for each type of ex- ception.
    [Show full text]
  • Bdigdb User Manual
    bdiGDB BDM interface for GNU Debugger PowerPCMPC8xx/MPC5xx User Manual Manual Version 1.16 for BDI2000 ©1997-2001 by Abatron AG bdiGDB for GNU Debugger, BDI2000 (MPC8xx/MPC5xx) User Manual 2 1 Introduction ................................................................................................................................. 3 1.1 BDI2000................................................................................................................................. 3 1.2 BDI Configuration .................................................................................................................. 4 2 Installation ................................................................................................................................... 5 2.1 Connecting the BDI2000 to Target......................................................................................... 5 2.1.1 Changing Target Processor Type ................................................................................. 7 2.2 Connecting the BDI2000 to Power Supply............................................................................. 8 2.2.1 External Power Supply................................................................................................. 8 2.2.2 Power Supply from Target System ............................................................................... 9 2.3 Status LED «MODE»........................................................................................................... 10 2.4 Connecting the BDI2000 to Host ........................................................................................
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Cyclone LC Programmers User Manual Purchase Agreement
    Cyclone LC Programmers User Manual Purchase Agreement P&E Microcomputer Systems, Inc. reserves the right to make changes without further notice to any products herein to improve reliability, function, or design. P&E Microcomputer Systems, Inc. does not assume any liability arising out of the application or use of any product or circuit described herein. This software and accompanying documentation are protected by United States Copyright law and also by International Treaty provisions. Any use of this software in violation of copyright law or the terms of this agreement will be prosecuted. All the software described in this document is copyrighted by P&E Microcomputer Systems, Inc. Copyright notices have been included in the software. P&E Microcomputer Systems authorizes you to make archival copies of the software and documentation for the sole purpose of back-up and protecting your investment from loss. Under no circumstances may you copy this software or documentation for the purpose of distribution to others. Under no conditions may you remove the copyright notices from this software or documentation. This software may be used by one person on as many computers as that person uses, provided that the software is never used on two computers at the same time. P&E expects that group programming projects making use of this software will purchase a copy of the software and documentation for each user in the group. Contact P&E for volume discounts and site licensing agreements. P&E Microcomputer Systems does not assume any liability for the use of this software beyond the original purchase price of the software.
    [Show full text]
  • Pemicro Technical Summary for USB Multilink Universal, Rev
    PEmicro www.pemicro.com Technical Summary for USB Multilink Universal, Rev. D (PART# USB-ML-UNIVERSAL) and USB Multilink Universal FX, Rev. C (PART# USB-ML-UNIVERSAL-FX) Document# PE4576, Version 1.13 1. Introduction 2. Supported Devices 3. Debug Headers 4. Usage 5. Driver Installation 6. Connecting To The Target 7. Troubleshooting - Startup Reset Sequence 8. Firmware Updates/Architecture Selection 9. Interface Libraries 10.Third-Party IDEs & Other Compatible Software 11.Transition To Production Programming USB Multilink Universal & USB Multilink Universal FX 1 Introduction The Multilink Universal and Multilink Universal FX are all-in one debug interfaces which accelerate the debug and flash programming process, saving valuable development time. Both Multilinks provide access to debug modes on a wide range of NXP & other ARM Cortex microcontroller families by communicating between the target device and a laptop/PC via the target’s standard debug header and the laptop/PC’s USB port. FX Note: In addition, the USB Multilink Universal FX offers up to 10X faster download speeds, can provide target power, and supports some additional, older NXP architectures. The greatest speed boosts occur when working with synchronous devices. 2 Supported Devices Both the Multilink Universal and Multilink Universal FX support the following 8-/16-/32-bit NXP device families: · Kinetis® · Vybrid · RS08 · LPC · MPC55xx-57xx · HC(S)12(X) · i.MX · ColdFire® V1/ColdFire+ V1 · S12Z · S32 (ARM) · S32 (Power) · DSC · Automotive · ColdFire V2-4 · MPC5xx/8xx (FX only)
    [Show full text]
  • The Datasheetarchive
    Freescale Semiconductor, Inc. Application Note AN2667/D Rev. 0. 12/2003 Multi-Controller Hardware Development for the MPC5xx Family Application Note ABSTRACT This application note details how to configure the 1MPC5xx family of Steven McQuade microcontrollers to satisfy the requirements of a multi-controller system. It . also describes the hardware for such a system by using an example of TECD. Applications c the dual MPC561-4 evaluation board (EVB) that was developed to n demonstrate multi-controller functionality. I , r o In a multi MPC5xx design that shares the same external bus, each t controller can access any memory or peripheral in the system even if it is c u located within another MPC5xx. A multi-controller configuration increases d the I/O capability and overall performance of the system. n o Note c i The organisation of this document is as follows: m 1. Introduction provides the motivation behind building a multi-controller e S system. 2. General Block Diagram presents a general block diagram and signal e l connectivity. a 3. System Configuration Issues addresses issues from inter- c communication to system debug. s 4. Types of Accesses and Interrupt Handling highlights considerations for e types of accesses that can be performed and an interrupt handling e r scheme. F 5. Operation Mode Switching deals with operation mode switching and data coherency. 6. MPC555 / MPC56x Differences details the differences between multi- MPC555 and multi-MPC56x systems. 7. Dual Controller Performance looks at how device choice can affect the overall system performance. 8. EVB Overview details the board capabilities.
    [Show full text]
  • GENIA-PPC Networked Emulator
    GENIA -PPC Networked Emulator High-Speed Emulator and Source Debugger for MPC55xx, MPC56x, and MPC555 PowerPC NEXUS embedded systems Ashling’s Genia-PPC Emulator is a powerful networked Emulator for embedded development with Freescale’s PowerPC RISC cores, using the NEXUS 5001™ on-chip debug interface. Genia debugging is completely non-intrusive and requires no target system resources. Together with Ashling’s PathFinder source debugger, Genia provides powerful run/stop control of embedded software, with hardware and software breakpoints. Genia provides fast code download to the target system, and allows control and interrogation of all core-processor and system resources. Genia incorporates high speed Ethernet, USB and serial connections to the host PC. Genia also supports Freescale’s MPC555 PowerPC automotive and industrial-control microprocessor, using the PowerPC BDM debug interface. As an active participant in the Nexus 5001 Forum, Ashling has worked with Freescale Semiconductors and the other forum members to produce Emulator and Real-time Trace system for Freescale’s MPC56x and MPC55xx automotive microprocessor families, The Ashling Genia Emulator. the first microprocessors to incorporate the IEEE- ISTO 5001 (NEXUS 5001™) Global Embedded Processor Debug Interface. System Specification Source-level debugger: PathFinder is Ashling's C Source-Level Debugger for PowerPC core devices, with multiple user-configurable windows, point-and-click, drag-and-drop, hover help and hover data display, splitter windows, menu-bar, button, hot-key and script (macro)-file controls. PathFinder runs on all 32-bit versions of Windows. PathFinder’s Object-Oriented Monitoring and Editing System provides tree-structured “click to expand” access to all memory-areas, register sets, registers and bits of the PowerPC Core and co-processors with a logical and friendly Windows-XP-style display.
    [Show full text]
  • Using and Porting the GNU Compiler Collection
    Using and Porting the GNU Compiler Collection Richard M. Stallman Last updated 28 July 1999 for gcc-2.95 Copyright c 1988, 1989, 1992, 1993, 1994, 1995, 1996, 1998, 1999 Free Software Foundation, Inc. For GCC Version 2.95 Published by the Free Software Foundation 59 Temple Place - Suite 330 Boston, MA 02111-1307, USA Last printed April, 1998. Printed copies are available for $50 each. ISBN 1-882114-37-X Permission is granted to make and distribute verbatim copies of this manual provided the copyright notice and this permission notice are preserved on all copies. Permission is granted to copy and distribute modified versions of this manual under the conditions for verbatim copying, provided also that the sections entitled \GNU General Public License" and \Funding for Free Software" are included exactly as in the original, and provided that the entire resulting derived work is distributed under the terms of a permission notice identical to this one. Permission is granted to copy and distribute translations of this manual into another lan- guage, under the above conditions for modified versions, except that the sections entitled \GNU General Public License" and \Funding for Free Software", and this permission no- tice, may be included in translations approved by the Free Software Foundation instead of in the original English. Chapter 1: Compile C, C++, Objective C, or Fortran 1 1 Compile C, C++, Objective C, or Fortran The C, C++, and Objective C, and Fortran versions of the compiler are integrated; this is why we use the name \GNU Compiler Collection". GCC can compile programs written in C, C++, Objective C, or Fortran.
    [Show full text]
  • Pemicro Technical Summary for USB Multilink Universal, Rev
    PEmicro www.pemicro.com Technical Summary for USB Multilink Universal, Rev. D (PART# USB-ML-UNIVERSAL) and USB Multilink Universal FX, Rev. C (PART# USB-ML-UNIVERSAL-FX) Document# PE4576, Version 1.16 1. Introduction 2. Supported Devices 3. Debug Headers 4. Usage 5. Driver Installation 6. Connecting To The Target 7. Troubleshooting - Startup Reset Sequence 8. Firmware Updates/Architecture Selection 9. Interface Libraries 10.Third-Party IDEs & Other Compatible Software 11.Transition To Production Programming USB Multilink Universal & USB Multilink Universal FX 1 Introduction The Multilink Universal and Multilink Universal FX are all-in one debug interfaces which accelerate the debug and flash programming process, saving valuable development time. Both Multilinks provide access to debug modes on a wide range of NXP & other ARM Cortex microcontroller families by communicating between the target device and a laptop/PC via the target’s standard debug header and the laptop/PC’s USB port. FX Note: In addition, the USB Multilink Universal FX offers up to 10X faster download speeds, can provide target power, and supports some additional, older NXP architectures. The greatest speed boosts occur when working with synchronous devices. 2 Supported Devices Both the Multilink Universal and Multilink Universal FX support the following 8-/16-/32-bit NXP device families: · Kinetis® · Vybrid · RS08 · LPC · MPC55xx-57xx · HC(S)12(X) · i.MX · ColdFire® V1/ColdFire+ V1 · S12Z · S32 (ARM) · S32 (Power) · DSC · Automotive · ColdFire V2-4 · MPC5xx/8xx (FX only) · Sensors · HCS08 · HC16/683xx (FX only) Both models also support STMicroelectronics’ SPC5 devices. ARM Cortex-M Devices In addition, the Multilink Universal and Multilink Universal FX support ARM Cortex-M devices from these manufacturers: · NXP (see above) · Nordic Semiconductor · STMicroelectronics · Cypress Semiconductor · OnBright · Texas Instruments · Infineon · Redpine Signals · Toshiba · Maxim Integrated · Silergy Teridian · WIZnet · Microchp (Atmel) · Silicon Labs ©2012-2019 P&E Microcomputer Systems, Inc.
    [Show full text]
  • Release History
    Release History TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Technical Support ........................................................................................................... Release History ............................................................................................................................. 1 General Information ................................................................................................................... 4 Code 4 Release Information ................................................................................................................... 4 Software Release from 01-Feb-2021 5 Build 130863 5 Software Release from 01-Sep-2020 8 Build 125398 8 Software Release from 01-Feb-2020 11 Build 117056 11 Software Release from 01-Sep-2019 13 Build 112182 13 Software Release from 01-Feb-2019 16 Build 105499 16 Software Release from 01-Sep-2018 19 Build 100486 19 Software Release from 01-Feb-2018 24 Build 93173 24 Software Release from 01-Sep-2017 27 Build 88288 27 Software Release from 01-Feb-2017 32 Build 81148 32 Build 80996 33 Software Release from 01-Sep-2016 36 Build 76594 36 Software Release from 01-Feb-2016 39 Build 69655 39 Software Release from 01-Sep-2015 42 Build 65657 42 Software Release from 02-Feb-2015 45 Build 60219 45 Software Release from 01-Sep-2014 48 Build 56057 48 Software Release from 16-Feb-2014 51 ©1989-2021 Lauterbach GmbH Release History 1 Build 51144 51 Software Release from 16-Aug-2013 54 Build 50104 54 Software Release from 16-Feb-2013 56
    [Show full text]
  • Interface Specification
    bdiAccess Interface Specification bdiacc.doc ABATRON AG Version 1.56 BDI Interface Library Version Control: Version Date Remark 1.00 13.07.98 First version, based on document bdiifc.doc 1.04 27.10.98 BDI_UpdateFirmwareLogic(), BDI_InfoGet() added 1.05 12.03.99 Support for HC12 targets added 1.06 29.04.99 Support for ARM targets added BDI_ChannelRead(), BDI_ChannelWrite() added 1.08 23.12.99 Support for COP targets added (PPC6xx/7xx/82xx) 1.09 27.12.99 Support for MPC555 flash programming added 1.10 06.03.00 Support for BDI1000 added, Parameter changed for ARM in BDI_TargetStartup() 1.11 12.05.00 Support for PPC400 added 1.12 08.06.00 Redefinition of BDI_TargetStartup() parameter for PPC6xx/7xx/82xx targets. Additional init list commands for PPC6xx/7xx/82xx targets. 1.13 14.07.00 Support for Linux/Unix hosts added. 1.14 05.09.00 Support for new HC12 chips added. 1.15 14.09.00 Support for Atmel AT49 / SST flash added. Additional flash erase function with erase mode as parameter added (BDI_FlashErase() ). 1.16 03.10.00 Support for MMC2107 added. 1.17 25.10.00 Improved flash programming for MPC555 internal flash. Parameter changed for COP in BDI_TargetStartup(). 1.18 09.01.01 Support for MPC7400 added 1.19 30.04.01 Firmware update for BDI1000 and BDI2000 Rev.C added. 1.22 07.12.01 Functions to setup HC12 automatic programming mode added. More information about how to program HC12 flash added. 1.23 04.03.02 Network configuration function added. Support for MIPS32 added.
    [Show full text]