DOCSLIB.ORG

Module Introduction

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Module Introduction currently Family here Product indicated i.MX31L numbers Family, part and Product lines i.MX31 andthe i.MX31L. specificallymentioned, unless noted that the i.MX31L doesnot have2D learn aboutvideoprocessi power andbandwidth perf provideshigh core,which hardware functions ofthei.MX31.Youwilllearn istointrod ofthismodule The intent i.MX31 product 2010: Learning Time Learning Content Objectives Purpose September BGA-packaged • 25minutes • 2questions • 15pages • playback. video during ofH.264decoding therole Describe • encoding. MPEG-4video Describe • the features oftheIPU. Identify • ofthei.MX31. capabilities multimedia Describe • thekey Identify features MBX-Lite. ofPowerVR • toand thefeatures multimedia intentofthismoduleis tointroduce you The to video decoding. decoding. video and encoding, video processing, video rendering, core,graphics Lite hardware MBX- PowerVR theImagination learn about will You functions ofthei.MX31. prior thanmanytraditio States Commission, ng, video encoding, andvi ng, videoencoding, Module Introduction Trade allinformationinthis United the in uce youtothemultim sale about theImaginationPowerVRMBX-Lite International nally architectedacce ormance 3Dgraphics or /3D graphics acceleration; otherwise, States import for United module applies toboththe module applies deo decoding.Itshouldbe the Freescale from edia featuresand from order lerators. Youwillalso rendering for less rendering forless an of available not Because are 1 PowerVR MBX-Lite Key features of the MBX-Lite: currently • Tile-based renderer Family – Allows lower bandwidth to system memory vs. traditional architectures here – Allows high precision color and depth operations • PowerVR Texture Compression (PVR-TC) Product 3D performance: indicated • Up to 1 million triangles per second • 118 million pixels per second i.MX31L numbers Standard Features Family, part •Flat and Gouraud shading •Per vertex fog •Perspective texturing •16-bit textures and •Specular highlights •32-bit textures Product •Two-layer multitexturing •YUV video textures lines •32-bit Z support •Point, bilinear, trilinear and •Full tile blend buffer anisotropic filtering i.MX31 •Alpha test •Full range of blend modes product •Full-scene anti-aliasing 2010: September BGA-packaged to The MBX-Lite uses a tile-based rendering technique to achieve high performance while keeping power and bandwidth low. The MBX-Lite is also prior able to yield higher precision color and depth processing. States Commission, The MBX-Lite further reduces bandwidth and memory consumption by Trade providing PowerVR Texture Compression (PVR-TC) texture compression. United This reduces the size of textures to shrink the memory footprint of textures the in and the overall size of applications. sale International In addition to these attractive key features, the MBX-Lite supports up to 1 or million triangles per second and 118 million pixels per second, allowing States import developers to create compelling 3D applications. for United Lastly, MBX-Lite provides a host of standard 3D features to support industry the APIs and developers. Here you can see these 3D features. Freescale from from order an of available not Because are 2 Tile-based Rendering currently Family here Product indicated i.MX31L numbers Family, part and Product Tile On-chip lines Low Latency i.MX31 All 3D Data System Intermediate Data System Traditional 3D product Renderer Memory Memory MBX-Lite 3D 2010: Renderer on i.MX31 Resulting Data September BGA-packaged to In tile-based rendering, the system divides the 3D data into blocks that refer to rectangular regions of the display. This division allows the rendering to prior occur in one region at a time and utilizes much fewer resources than if the States whole screen were considered at one time. Commission, Trade In traditional 3D rendering systems, all 3D data was saved to system United memory. The MBX-Lite uses a set of small on-chip buffers that replaces the the in large, fast buffers of the traditional 3D renderer. Due to the order of sale rendering, only the resulting rendered scene is written out to system International memory, and the on-chip memory absorbs the intermediate accesses. or States import In addition, the deferred aspect of a tile-based approach allows the renderer for to only read texture data that the end scene requires from the system United memory. For the i.MX31 unified memory architecture, this results in lower the Freescale system bandwidth usage and less power drain. The increased bandwidth from and lower latency of the on-chip buffers allows the system to afford higher from precision calculations than those available in traditional architectures. This order results in more accurate color values and fewer depth-based artifacts. an of available not Because are 3 Graphics Partitioning currently Family here Product Scene Geometry Lighting Rasterization Management Processing Display indicated i.MX31L numbers Family, part MBX-Lite IPU and ARM11 Product VFP lines i.MX31 product 2010: September BGA-packaged to To render a 3D image, the data must pass through a set of standard stages of processing. Let’s look at the hardware and software partitioning of these prior stages. States Commission, Trade The ARM1136 is partitioned to handle the scene management, lighting, and United geometry processing stages in software. These stages are accelerated by the the vector floating point (VFP) unit on the processor. This eliminates the in need to do costly floating point conversions and emulation. sale International or States The MBX-Lite 3D acceleration hardware handles the rasterization portion of import the pipeline, which is traditionally the most bandwidth-intensive portion. This for stage handles the interpolation of triangles, blending of colors, and occlusion United checking. In addition, the tile partitioning is executed as a pre-processing the step in hardware just prior to rasterization. Freescale from from Lastly, the IPU handles the final compositing and display of the resulting 3D order an rendered image. of available not Because are 4 Graphics Software APIs currently Family OpenGL ES Direct3D Mobile M3G / JSR184 here •Low level graphics API •Low level graphics API •High level (scene- Product •Open standard •Microsoft mobile 3D API graph) based Java API indicated developed by the Khronos •Available only for WinCE •Available for i.MX31 Group JVM 5.0 devices i.MX31L •Available for non- Microsoft platforms for numbers i.MX31 Family, part and Product lines i.MX31 product 2010: September BGA-packaged to Depending on the platform, the i.MX31 provides one of three application programmer interfaces for accessing the capabilities on the MBX-Lite. prior States OpenGL ES provides a low-level hardware abstraction API for native Commission, programming on most operating systems. Based on a subset of the desktop Trade OpenGL, this API is an open, royalty-free standard developed by the United Khronos Group. the in sale Direct3D Mobile is also a low-level API for 3D graphics accelerators. Similar International to Direct3D, version 8 for personal computers, Direct3D Mobile provides a or comprehensive interface to 3D hardware for WinCE based platforms. States import for For Java-based platforms, M3G provides a higher level scene-graph United interface for 3D accelerators. While commonly criticized for its floating-point the usage, M3G excels on the i.MX31 due to the integrated VFP unit. Freescale from from order an of available not Because are 5 currently Family here Product indicated i.MX31L numbers Family, part and Product lines i.MX31 product Here is a question tocheckyour Here isaquestion color operations. syst lower allows rendering Tile-based Correct. 2010: d. Tile-based rendering allows hi c. Tile-based rendering allows higher texturecompression. b. Tile-based rendering allo a. Tile-based rendering allows bandwidth. lower system andthenclickDone. apply, are true?Clickallthat rendering schemeoftheMBX-Lite statements aboutthetile-based thefollowing Which of September Done BGA-packaged to prior States Commission, Trade United the in ws better scenemanagement. ws better Question understanding of sale International or gher precisioncoloroperations. em bandwidth and higher precision precision higher and em bandwidth States import for United the the MBX-Lite. Freescale from from order an of available not Because are 6 Multimedia Capabilities Up to Up to 60 480 Mbps Hours of MP3 Playback 128 Synchronization Kbps Speed currently StereoStereo Base DAC WLAN Base Family DAC WLAN Band Band here 16 Megapixels Resolution Up to 10 Hours Product In Still Picture ARM11 VFP of Real-Time Video ARM11 VFP indicated Capture Capture & Encoding 2 Displays VGA 30 fps 2 Sensors i.MX31 i.MX31L TV Encoder i.MX31 numbers IPU MPEG-4 IPU MPEG-4 MMC card, Family, Flash Card part 6 Hours (3 Full Movies) 18bits SDIO, MS Pro MMC/ of MPEG-4 USB HS HDD and SDIO Decoding and Playback MS Pro Up to 37 Hours Product ATA VGA 30 fps of Viewfinder lines Operation HDD i.MX31 product 2010: The i.MX31 processor is optimized to support a variety of image and video applications. It offers power-efficient image and video processing, pre- and post-processing in hardware, simultaneous September MPEG-4 Simple Profile (SP) video encoding and decoding, real-time video decode in advanced formats, BGA-packaged to and image capture of up to 30 megapixels per second. The video implementation in the i.MX31 processor is the result of a smart trade-off prior between performance and flexibility. With a VFP co-processor and L2 cache, the i.MX31
Load more

Recommended publications
  • Powervr SGX Series5xt IP Core Family
    PowerVR SGX Series5XT IP Core Family The PowerVR™ SGX Series5XT Graphics Processing Unit (GPU) IP core family is a series Features of highly efficient graphics acceleration IP cores that meet the multimedia requirements of • Most comprehensive IP core family the next generation of consumer, communications and computing applications. and roadmap in the industry PowerVR SGX Series5XT architecture is fully scalable for a wide range of area and • USSE2 delivers twice the peak performance requirements, enabling it to target markets from low cost feature-rich mobile floating point and instruction multimedia products to very high performance consoles and computing devices. throughput of Series5 USSE • YUV and colour space accelerators The family incorporates the second-generation Universal Scalable Shader Engine (USSE2™), for improved performance with a feature set that exceeds the requirements of OpenGL 2.0 and Microsoft Shader • Upgraded PowerVR Series5XT Model 3, enabling 2D, 3D and general purpose (GP-GPU) processing in a single core. shader-driven tile-based deferred rendering (TBDR) architecture • Multi-processor options enable scalability to higher performance • Support for all industry standard PowerVR SGX Family mobile and desktop graphics APIs and operating sytems Series5XT SGX543MP1-16, SGX544MP1-16, SGX554MP1-16 • Fully backwards compatible with PowerVR MBX and SGX Series5 Series5 SGX520, SGX530, SGX531, SGX535, SGX540, SGX545 Benefits Multi-standard API and OS • Extensive product line supports all area/performance requirements OpenGL
    [Show full text]
  • GPU Developments 2018
    GPU Developments 2018 2018 GPU Developments 2018 © Copyright Jon Peddie Research 2019. All rights reserved. Reproduction in whole or in part is prohibited without written permission from Jon Peddie Research. This report is the property of Jon Peddie Research (JPR) and made available to a restricted number of clients only upon these terms and conditions. Agreement not to copy or disclose. This report and all future reports or other materials provided by JPR pursuant to this subscription (collectively, “Reports”) are protected by: (i) federal copyright, pursuant to the Copyright Act of 1976; and (ii) the nondisclosure provisions set forth immediately following. License, exclusive use, and agreement not to disclose. Reports are the trade secret property exclusively of JPR and are made available to a restricted number of clients, for their exclusive use and only upon the following terms and conditions. JPR grants site-wide license to read and utilize the information in the Reports, exclusively to the initial subscriber to the Reports, its subsidiaries, divisions, and employees (collectively, “Subscriber”). The Reports shall, at all times, be treated by Subscriber as proprietary and confidential documents, for internal use only. Subscriber agrees that it will not reproduce for or share any of the material in the Reports (“Material”) with any entity or individual other than Subscriber (“Shared Third Party”) (collectively, “Share” or “Sharing”), without the advance written permission of JPR. Subscriber shall be liable for any breach of this agreement and shall be subject to cancellation of its subscription to Reports. Without limiting this liability, Subscriber shall be liable for any damages suffered by JPR as a result of any Sharing of any Material, without advance written permission of JPR.
    [Show full text]
  • Troubleshooting Guide Table of Contents -1- General Information
    Troubleshooting Guide This troubleshooting guide will provide you with information about Star Wars®: Episode I Battle for Naboo™. You will find solutions to problems that were encountered while running this program in the Windows 95, 98, 2000 and Millennium Edition (ME) Operating Systems. Table of Contents 1. General Information 2. General Troubleshooting 3. Installation 4. Performance 5. Video Issues 6. Sound Issues 7. CD-ROM Drive Issues 8. Controller Device Issues 9. DirectX Setup 10. How to Contact LucasArts 11. Web Sites -1- General Information DISCLAIMER This troubleshooting guide reflects LucasArts’ best efforts to account for and attempt to solve 6 problems that you may encounter while playing the Battle for Naboo computer video game. LucasArts makes no representation or warranty about the accuracy of the information provided in this troubleshooting guide, what may result or not result from following the suggestions contained in this troubleshooting guide or your success in solving the problems that are causing you to consult this troubleshooting guide. Your decision to follow the suggestions contained in this troubleshooting guide is entirely at your own risk and subject to the specific terms and legal disclaimers stated below and set forth in the Software License and Limited Warranty to which you previously agreed to be bound. This troubleshooting guide also contains reference to third parties and/or third party web sites. The third party web sites are not under the control of LucasArts and LucasArts is not responsible for the contents of any third party web site referenced in this troubleshooting guide or in any other materials provided by LucasArts with the Battle for Naboo computer video game, including without limitation any link contained in a third party web site, or any changes or updates to a third party web site.
    [Show full text]
  • 3Dfx Oral History Panel Gordon Campbell, Scott Sellers, Ross Q. Smith, and Gary M. Tarolli
    3dfx Oral History Panel Gordon Campbell, Scott Sellers, Ross Q. Smith, and Gary M. Tarolli Interviewed by: Shayne Hodge Recorded: July 29, 2013 Mountain View, California CHM Reference number: X6887.2013 © 2013 Computer History Museum 3dfx Oral History Panel Shayne Hodge: OK. My name is Shayne Hodge. This is July 29, 2013 at the afternoon in the Computer History Museum. We have with us today the founders of 3dfx, a graphics company from the 1990s of considerable influence. From left to right on the camera-- I'll let you guys introduce yourselves. Gary Tarolli: I'm Gary Tarolli. Scott Sellers: I'm Scott Sellers. Ross Smith: Ross Smith. Gordon Campbell: And Gordon Campbell. Hodge: And so why don't each of you take about a minute or two and describe your lives roughly up to the point where you need to say 3dfx to continue describing them. Tarolli: All right. Where do you want us to start? Hodge: Birth. Tarolli: Birth. Oh, born in New York, grew up in rural New York. Had a pretty uneventful childhood, but excelled at math and science. So I went to school for math at RPI [Rensselaer Polytechnic Institute] in Troy, New York. And there is where I met my first computer, a good old IBM mainframe that we were just talking about before [this taping], with punch cards. So I wrote my first computer program there and sort of fell in love with computer. So I became a computer scientist really. So I took all their computer science courses, went on to Caltech for VLSI engineering, which is where I met some people that influenced my career life afterwards.
    [Show full text]
  • Powervr Graphics - Latest Developments and Future Plans
    PowerVR Graphics - Latest Developments and Future Plans Latest Developments and Future Plans A brief introduction • Joe Davis • Lead Developer Support Engineer, PowerVR Graphics • With Imagination’s PowerVR Developer Technology team for ~6 years • PowerVR Developer Technology • SDK, tools, documentation and developer support/relations (e.g. this session ) facebook.com/imgtec @PowerVRInsider │ #idc15 2 Company overview About Imagination Multimedia, processors, communications and cloud IP Driving IP innovation with unrivalled portfolio . Recognised leader in graphics, GPU compute and video IP . #3 design IP company world-wide* Ensigma Communications PowerVR Processors Graphics & GPU Compute Processors SoC fabric PowerVR Video MIPS Processors General Processors PowerVR Vision Processors * source: Gartner facebook.com/imgtec @PowerVRInsider │ #idc15 4 About Imagination Our IP plus our partners’ know-how combine to drive and disrupt Smart WearablesGaming Security & VR/AR Advanced Automotive Wearables Retail eHealth Smart homes facebook.com/imgtec @PowerVRInsider │ #idc15 5 About Imagination Business model Licensees OEMs and ODMs Consumers facebook.com/imgtec @PowerVRInsider │ #idc15 6 About Imagination Our licensees and partners drive our business facebook.com/imgtec @PowerVRInsider │ #idc15 7 PowerVR Rogue Hardware PowerVR Rogue Recap . Tile-based deferred renderer . Building on technology proven over 5 previous generations . Formally announced at CES 2012 . USC - Universal Shading Cluster . New scalar SIMD shader core . General purpose compute is a first class citizen in the core … . … while not forgetting what makes a shader core great for graphics facebook.com/imgtec @PowerVRInsider │ #idc15 9 TBDR Tile-based . Tile-based . Split each render up into small tiles (32x32 for the most part) . Bin geometry after vertex shading into those tiles . Tile-based rasterisation and pixel shading .
    [Show full text]
  • Powervr Hardware Architecture Overview for Developers
    Public Imagination Technologies PowerVR Hardware Architecture Overview for Developers Public. This publication contains proprietary information which is subject to change without notice and is supplied 'as is' without warranty of any kind. Redistribution of this document is permitted with acknowledgement of the source. Filename : PowerVR Hardware.Architecture Overview for Developers Version : PowerVR SDK REL_18.2@5224491 External Issue Issue Date : 23 Nov 2018 Author : Imagination Technologies Limited PowerVR Hardware 1 Revision PowerVR SDK REL_18.2@5224491 Imagination Technologies Public Contents 1. Introduction ................................................................................................................................. 3 2. Overview of Modern 3D Graphics Architectures ..................................................................... 4 2.1. Single Instruction, Multiple Data ......................................................................................... 4 2.1.1. Parallelism ................................................................................................................ 4 2.2. Vector and Scalar Processing ............................................................................................ 5 2.2.1. Vector ....................................................................................................................... 5 2.2.2. Scalar ....................................................................................................................... 5 3. Overview of Graphics
    [Show full text]
  • MB86R24 “Triton-C” Graphics Display Controller Third-Generation Advanced 2.5D/3D Graphics Soc
    MB86R24 “Triton-C” Graphics Display Controller Third-generation Advanced 2.5D/3D Graphics SoC Description Features The high-performance MB86R24 “Triton-C” combines the latest • ARM Cortex-A9, dual-core 533 MHz (600 MHz in restricted ARM® Cortex™-A9 dual CPU core with state-of-the-art, embed- operating conditions) per core ded 2.5D and 3D graphics cores. This third-generation appli- • 2.5D graphics engine cation processor is the first device in Fujitsu’s new “Blueline” • 3D graphics engine: POWERVR, SGX543-MP1 family of high-performance GDCs. — Tile-Based Deferred Rendering (TBDR) The 3D core incorporates Imagination Technologies’ POWERVR™ — Support for OpenGL ES 2.0, OpenVG™ 1.1 and SGX543-MP1, which supports open standard API formats such OpenCL™ 1.0 as OpenGL® ES 2.0. The POWERVR core uses Tile-Based Deferred • Video capture from five independent channels Rendering (TBDR) for render processing, which reduces perfor- • Broad support for standard and automotive-specific mance loads on the CPU and GPU, and increases system capacity. peripherals The high-end SoC also combines six video-capture inputs and • Three independent parallel display controllers for display three independent parallel display outputs. up to 1920x768 • Up to 1GB of graphics memory The chip’s architecture has been optimized for the simultaneous use of all functional blocks, virtually eliminating performance gaps. The device’s harmonized structure permits the simulta- Applications neous rendering of independent 2.5D and 3D graphics, the • Dashboards capturing of multiple video streams, and the display of content • HUD (head-up display) systems to multiple sources. • CID (central information display) systems With its outstanding rendering performance and multiple stan- • RSE (rear seat entertainment) systems dard and automotive-specific peripheral interfaces, this device is appropriate for a wide range of demanding automotive and industrial applications Signage Medical Automotive and Large Vehicles Industrial The "Triton-C" is well-suited for a variety of graphics applications.
    [Show full text]
  • Power Aware Tactical Computing
    Power Aware Tactical Computing Song J Park1, Dale R Shires1, Brian J Henz1, James A Ross2, David A Richie3, and Jordan J Ruloff2 1U.S. Army Research Laboratory, APG, MD 2Dynamic Research Corp., Andover, MA 3Brown Deer Technology, Forest Hill, MD Abstract - Power consumption has become a chief supports and maintains high performance computing (HPC) impediment in the advancement of digital computing. To resources. The ARL DSRC provides state-of-the-art improve performance amid power limitations, accelerators computational solutions for the DoD research and are being applied to everyday systems. In particular, due to development community. Among the systems available at the mix of popularity and raw computational power, ARL is Harold system, which consists of 10,752 cores with graphics processing units (GPUs) have extended the the processing capability of 120 trillion floating-point applicability of digital computing in a multitude of sectors operations per second (TFLOPS). A predecessor, JVN from ubiquitous smartphones to environmentally responsible system, decommissioned in 2009, had 2048 cores with the supercomputing. Operating within the mobile power theoretical peak of 14.7 TFLOPS. Shifting the focus to constraint, the usefulness of a high performance graphics single-precision, the peak processing power for the Harold processor system in a tactical environment is explored in this system is 240 TFLOPS and 29.5 TFLOPS for the JVN study. A line-of-sight optimization algorithm serves as a system. Given that a single graphics card, Radeon HD 6990, compute-intensive application with characteristics relating is rated at 5.1 TFLOPS for peak single-precision arithmetic, to a tactical scenario.
    [Show full text]
  • Sony's Emotionally Charged Chip
    VOLUME 13, NUMBER 5 APRIL 19, 1999 MICROPROCESSOR REPORT THE INSIDERS’ GUIDE TO MICROPROCESSOR HARDWARE Sony’s Emotionally Charged Chip Killer Floating-Point “Emotion Engine” To Power PlayStation 2000 by Keith Diefendorff rate of two million units per month, making it the most suc- cessful single product (in units) Sony has ever built. While Intel and the PC industry stumble around in Although SCE has cornered more than 60% of the search of some need for the processing power they already $6 billion game-console market, it was beginning to feel the have, Sony has been busy trying to figure out how to get more heat from Sega’s Dreamcast (see MPR 6/1/98, p. 8), which has of it—lots more. The company has apparently succeeded: at sold over a million units since its debut last November. With the recent International Solid-State Circuits Conference (see a 200-MHz Hitachi SH-4 and NEC’s PowerVR graphics chip, MPR 4/19/99, p. 20), Sony Computer Entertainment (SCE) Dreamcast delivers 3 to 10 times as many 3D polygons as and Toshiba described a multimedia processor that will be the PlayStation’s 34-MHz MIPS processor (see MPR 7/11/94, heart of the next-generation PlayStation, which—lacking an p. 9). To maintain king-of-the-mountain status, SCE had to official name—we refer to as PlayStation 2000, or PSX2. do something spectacular. And it has: the PSX2 will deliver Called the Emotion Engine (EE), the new chip upsets more than 10 times the polygon throughput of Dreamcast, the traditional notion of a game processor.
    [Show full text]
  • IMG PPT Template
    Imagination Technologies Group Overview May 2010 Company Overview . Leading Semiconductor IP Supplier . POWERVR™ graphics, video, display processing . ENSIGMA™ receivers and communications processors . META™ processors – SoC centric real-time, DSP, Linux . Licensees: Leading Semis and OEMs . #3 Silicon Design IP provider * . Innovative Consumer Product Manufacturer . PURE digital radio, internet connected audio . Established technology powerhouse . Founded:1985 . Listed:1994-London Stock Exchange:IMG . Employees: more than 650 worldwide * Source: Gartner IP Suppliers Report, March 2010 UK Headquarters R&D Sales 2.2 © Imagination Technologies Ltd. Group Revenues £m 65 60 PURE 55 Technology 50 45 40 35 30 25 20 15 10 5 0 04/05 05/06 06/07 07/08** 08/09 * 13 months to April ‘08 3 © Imagination Technologies Ltd. Everything, Everywhere The connected “four screens”: TV, PC, Mobile & In-Car The Cloud Mobile devices have to deliver the internet, PC capabilities, TV, music, navigation and more… 4 © Imagination Technologies Ltd. Our Technology Business SoC Technologies & Solutions Markets Mobile IMGworks Phone Customer’s 3rd Party IP Internal IP Customised IP Multimedia ENSIGMA META POWERVR Communications Hand-held Processor/DSP Graphics Multimedia POWERVR Display META POWERVR Audio Video SoC Home Consumer & Entertainment Display Audio Mobile Computing OpenGL MeOS Radio OpenGL-ES De-interlace Nucleus TV OpenVG Linux Frame rate In-Car Mobile TV DirectX conversion Android Electronics WiFi etc Audio Bluetooth Noise SW Stacks reduction etc MPEG1/2/4 etc H264 etc Emerging VC1 Markets etc 5 © Imagination Technologies Ltd. The Virtuous Technology Cycle… Semiconductor Partners Creates SoCs & Sells Chips SUNPLUS Makes products Creates & & sells them to Licenses IP consumers… OEMs Emerging trend with OEM partners Consumers demand more, better, cheaper…everywhere Consumers …which drives demand for more advanced & efficient IP … 6 © Imagination Technologies Ltd.
    [Show full text]
  • The Ever Expanding Opengl ES Market Opportunities
    The Ever Expanding OpenGL ES Market Opportunities Kristof Beets 3rd Party Relations Manager Imagination Technologies [email protected] IMG Introduction Products Silicon and software IP for multimedia and communication Customers Global semiconductor, fast-moving fabless businesses and system companies People > 400 employees Over 75% highly skilled engineers Offices UK: London (HQ), Chepstow and Leeds Japan: Tokyo USA: California APAC: Taipei, Seoul, Shenzen, Pune Germany: Frankfurt 2 © 2007 Imagination Technologies Ltd. PowerVR MBX Family OpenGL ES 1.x Compliant OpenVG 1.0 Support Family Members PowerVR MBX PowerVR MBX Lite High Quality, High Performance Texture Filtering Bi-Linear Filtering with MIP-Mapping at Full Speed PowerVR Texture Compression: 2bpp and 4bpp Allows higher quality, higher resolution textures for same bandwidth and storage cost High Quality, High Performance Anti-Aliasing Internal True Color (32 Bit) DOT3 Per-pixel Lighting Optional PowerVR VGP Dedicated programmable Vertex Processing Unit Allows high polygon throughput Offloads Geometry processing from the CPU Advanced features: Skinning, Curved Surfaces, Lighting Licensed by 6 top tier semiconductor companies De-facto standard for Mobile Graphics 3 © 2007 Imagination Technologies Ltd. PowerVR SGX Family OpenGL-ES 2.x Optimised for OpenVG 1.x Wireless PowerVR SGX Family Members SGX510, SGX520, SGX530 sizes ranging from less than 2mm2 to 8mm2 in a 90nm process. Additional Family Members for higher-end markets Universal Scalable Shader Engine™ (USSE) Scalable
    [Show full text]
  • Interactive Computer Graphics Stanford CS248, Winter 2021 You Are Almost Done!
    Lecture 18: Parallelizing and Optimizing Rasterization Interactive Computer Graphics Stanford CS248, Winter 2021 You are almost done! ▪ Wed night deadline: - Exam redo (no late days) ▪ Thursday night deadline: - Final project writeup - Final project video - It should demonstrate that your algorithms “work” - But hopefully you can get creative and have some fun with it! ▪ Friday: - Relax and party Stanford CS248, Winter 2021 Cyberpunk 2077 Stanford CS248, Winter 2021 Ghost of Tsushima Stanford CS248, Winter 2021 Forza Motorsport 7 Stanford CS248, Winter 2021 NVIDIA V100 GPU: 80 streaming multiprocessors (SMs) L2 Cache (6 MB) 900 GB/sec (4096 bit interface) GPU memory (HBM) (16 GB) Stanford CS248, Winter 2021 V100 GPU parallelism 1.245 GHz clock 1.245 GHz clock 80 SM processor cores per chip 80 SM processor cores per chip 64 parallel multiple-add units per SM 64 parallel multiple-add units per SM 80 x 64 = 5,120 fp32 mul-add ALUs 80 x 64 = 5,120 fp32 mul-add ALUs = 12.7 TFLOPs * = 12.7 TFLOPs * Up to 163,840 fragments being processed at a time on the chip! Up to 163,840 fragments being processed at a time on the chip! L2 Cache (6 MB) 900 GB/sec GPU memory (16 GB) * mul-add counted as 2 !ops: Stanford CS248, Winter 2021 Hardware units RTX 3090 GPU for rasterization Stanford CS248, Winter 2021 RTX 3090 GPU Hardware units for texture mapping Stanford CS248, Winter 2021 RTX 3090 GPU Hardware units for ray tracing Stanford CS248, Winter 2021 For the rest of the lecture, I’m going to focus on mapping rasterization workloads to modern mobile GPUs Stanford CS248, Winter 2021 all Q.
    [Show full text]