(12) Patent Application Publication (10) Pub. No.: US 2014/0098849 A1 Panich Et Al
Total Page:16
File Type:pdf, Size:1020Kb
US 20140098849A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2014/0098849 A1 Panich et al. (43) Pub. Date: Apr. 10, 2014 (54) METHOD AND DEVICE FOR CREATING AND Publication Classification MANTAINING SYNCHRONIZATION BETWEEN VIDEO SIGNALS (51) Int. Cl. H04N II/02 (2006.01) (71) Applicant: ATI TECHNOLOGIES, ULC, (52) U.S. Cl. Markham (CA) USPC .............................. 375/240.01; 375/E07.026 (72) Inventors: Alexander Panich, Richmond Hill (57) ABSTRACT (CA); Syed Athar Hussain, A method and device for providing synchronized data output Scarborough (CA) is provided. The method includes generating two data streams sending data to be presented in Synchronization. Both streams (73) Assignee: ATI Technologies, ULC, Markham are generated by the same processor-based device. The first (CA) data stream follows a first protocol and the second data stream follows a second (different) protocol. The processor of the (21) Appl. No.: 13/645,020 processor-based device adjusts a data rate of the second data stream to cause a reduction in any timing offset between the (22) Filed: Oct. 4, 2012 StreamS. 3. ? 2 2. 15 1 4. 2 3. He ri Corgia's Eiggiie Pixei Rate Register 8 16 *::s: Ragic: 2 A y V w isiay isplay isplay iisplay {articlef Coliidier fitoe? gic: -, SA Patent Application Publication Apr. 10, 2014 Sheet 1 of 2 US 2014/0098849 A1 N - sa re 8 ii. c) 3. -- - s ^ s s . $ s M s is -- -- S t e 2. --- ^. s .. --- X. s - -- — s s res al c i. i. - as S. - is a - H i - . Y - - t wner - * M w ia. M wa ----- S . to ear Patent Application Publication Apr. 10, 2014 Sheet 2 of 2 US 2014/0098849 A1 Start Generate multiple Sapie Outgoing data streas Stears 310 400 Deterine Offset - between streams 320 410 Deterie fate of change in offset betweer Stears 330 420 Aiie Siave Stears to Deternie if the approximate the offset will surpass waster Streat tress 430 340 END ) Adjust stream rate to reduce Offset FIG. 2 440 END FIG. 3 35 Reduce memory clock speed 360 FIG. 4 / END ) US 2014/0098849 A1 Apr. 10, 2014 METHOD AND DEVICE FOR CREATING AND other processes can use a lower clock speed, thereby saving MANTAINING SYNCHRONIZATION power. Again using the above example, when streams are BETWEEN VIDEO SIGNALS synchronized, it can be determined when active regions are present in the streams and when blank regions are present in FIELD OF THE DISCLOSURE the streams. Furthermore, the active and blank regions for the streams are likewise synchronized. Thus, during blank 0001. The present disclosure is related to methods and regions, a lower clock speed can be applied. devices for providing video streams to multiple panels. The 0006 Synchronization of different streams is currently present disclosure is related more specifically to methods and possible through the use of additional hardware modules. devices for ensuring synchronization between multiple pan Such modules include the S400 synchronization module and els where the panels utilize different protocols. the NVIDIA Quadro G-Synch. However, these synchroniza tion modules are provided for synchronizing signals from BACKGROUND different stream sources (GPUs, etc). 0002. When video output from a computer is provided to 0007 Accordingly, there exists a need for a device and multiple display panels, multiple video streams are created method to provide different video streams from a common between one or more graphics display boards and the display Source that operate so as to appear synchronous. panels. If the multiple panels are the same, the properties of the generated video streams that Supply them can be the same BRIEF DESCRIPTION OF THE DRAWINGS (resolution, refresh rate, etc.). However, if one wishes to 0008 FIG. 1 is a diagram of a computing device providing provide outputs to panels that are different from each other, synchronization between output video streams according to the video streams are often different. Furthermore, different an embodiment of the present disclosure; interfaces and protocols can be used for the different display 0009 FIG. 2 is a flow chart showing exemplary operation panels which also cause differences in the video streams. For example, if one display is being Supplied data using HDMI. of the computing device of FIG. 1 as it establishes synchro one display is being Supplied using DVI and another display nization between video streams in accordance with an is being Supplied using DisplayPort, the hardware driving the embodiment of the present disclosure; outputs to these displays may need to use different hardware 0010 FIG. 3 is a flow chart showing exemplary operation blocks to set up the various video streams. Similarly, two of the computing device of FIG. 1 as it maintains synchroni streams of the same protocol that are being sent to two dif Zation between video streams in accordance with an embodi ferent displays that Support different resolutions also require ment of the present disclosure; divergent streams. Also, two streams of different protocols 0011 FIG. 4 is a flow chart showing exemplary operation that are being sent to similar displays (or both to a single of the computer of FIG. 1 as it initiates synchronized video display) also require different streams. By way of further streams in accordance with an embodiment of the present example, AMD Eyefinity technology Supports up to six disclosure. simultaneous displays off of a single graphics card. Eyefinity supports display outputs of DVI, DisplayPort, miniDisplay DETAILED DESCRIPTION OF EMBODIMENTS Port, HDMI, and VGA. 0012. In an exemplary and non-limited embodiment, 0003. The differences in the video streams result in a dif aspects of the invention are embodied in a method of provid ference in bit rates of the data being output to the panels. This ing data output. The method includes generating two data difference in bit rates provides a lack of synchronicity. While streams sending data to be presented in Synchronization. Both the difference may be small, as the displays continue to run, streams are generated by the same processor-based device. the small differences begin to accumulate until the displayed The first data stream follows a first protocol and the second images are out of synchronization by Such a margin that it data stream follows a second (different) protocol. The pro becomes noticeable. Specifically, the lack of synchronicity cessor of the processor-based adjusts a data rate of the second presents problems for users who can see both streams (such as data stream to cause a reduction in any timing offset between in multi-screen or single screen 3D applications) or where the streams. multiple users need to perceive the video simultaneously 0013. In another exemplary embodiment, a graphics con (such as when there is a common audio stream projected to troller is provided including a processor operable to generate the viewers of the multiple screens). a first data stream sending first data and a second data stream 0004. When there is a lack of synchronization between sending the first data, the first data stream following a first Video streams, clock pulses that drive the video streams are protocol and the second data stream following a second pro each firing at different times. Accordingly, other processes tocol that is different from the first protocol. A second display that look to operate on the streams or use the stream data (Such controller is operable to adjust a data rate of the second data as memory controllers) need to run relatively frequently to be stream to causea reduction in any temporal offset between the Sure and pick up current data. By way of example, Video StreamS. streams contain blank and active regions. The active regions 0014. In another exemplary embodiment, a computer are the portions that need to be fetched. If streams are not readable medium containing non-transitory instructions synchronized, then blank regions of one stream can occur thereon is provided, that when interpreted by at least one while an active region is present for another stream. Thus, processor cause the at least one processor to: compare a first clock speeds must be maintained at all times in that an active data stream sending first data to a second data stream sending region can be present at any time. the first data to determine the degree to which transmission of 0005. If the streams are synchronized, then other pro the first data in each of the streams is temporally offset, the cesses can run at a similar clock pulse and know that the first data stream following a first protocol and the second data process is aligned with the stream data. In this manner, the stream following a second protocol that is different from the US 2014/0098849 A1 Apr. 10, 2014 first protocol; and adjust a data rate of the second data stream example, the synchronization described herein is used to Syn to cause a reduction in any temporal offset between the chronize signals that are originally within 0.25% of each StreamS. other. (Thus, if one signal is 60 Hz, other signals between 0015 FIG. 1 shows architecture for providing digital 59.85 Hz and 60.15 Hz are suitable candidates for synchro video information from a device (PC 10) to multiple display nization.) It should be appreciated that 0.25% is just an exem panels 12. When Supporting multiple display panels 12, a plary value. In fact, any two signals with differing refresh Video stream is generated for each panel 12 via a display rates can be synchronized so long as it can be assured that the controller 16, block 310 of FIG. 2. In the creation of the video synchronization will not cause the altered signal to violate its streams, the transport protocol (DVI, HDMI, DP, VGA) as specification (DVI, HDMI, DP etc.) This concept creates a well as the properties of the panel 12 are factored into the “master stream and then one or more “slave' streams.