DOCSLIB.ORG

ARM Processor Architecture Embedded Systems with ARM Cortext-M Updated: Monday, February 5, 2018 a Little About ARM – the Company

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
ARM Processor Architecture Embedded Systems with ARM Cortext-M Updated: Monday, February 5, 2018 a Little About ARM – the Company Chapters 1 and 3 ARM Processor Architecture Embedded Systems with ARM Cortext-M Updated: Monday, February 5, 2018 A Little about ARM – The company • Originally Acorn RISC Machine (ARM) • Later Advanced RISC Machine • Then it became ARM Ltd owned by ARM Holdings (parent company) • In 2016 SoftBank bought ARM for $31 billion • ARM: • Develops the architecture and licenses it to other companies • Other companies design their own products that implement one of those architectures— including systems- on-chips (SoC) and systems-on-modules (SoM) that incorporate memory, interfaces, radios, etc. • It also designs cores that implement this instruction set and licenses these designs to a number of companies that incorporate those core designs into their own products. • ARM Processors • RISC based processors • In 2010 alone, 6.1 billion ARM-based processor, representing 95% of smartphones, 35% of digital televisions and set-top boxes and 10% of mobile computers • over 100 billion ARM processors produced as of 2017 • The most widely used instruction set architecture in terms of quantity produced https://en.wikipedia.org/wiki/ARM_architecture M R https://en.wikipedia.org/wiki/ARM_architecture ARM Family and Architecture CPU ARM FAMILY TREE CORTEX- CORTEX- CORTEX- ARM Cortex Processors • ARM Cortex-A family: • Applications processors • Support OS and high- performance applications • Such as Smartphones, Smart TV • ARM Cortex-R family: • Real-time processors with high performance and high reliability • Support real-time processing and mission-critical control • ARM Cortex-M family: • Microcontroller • Cost-sensitive, support SoC 6 CORTEX- • Cortex-M is a great trade-off between performance, cost, efficiency; used for IoT, various applications. • Has on-chip peripherals • Core is licensed by ARM Harvard Architecture CORTEX-M: CORE + Peripherals • Core • Peripherals • Memory • ADC • FLASH: Non-Volatile / Instruction memory • LCD Controller SRAM/DRAM: Volatile / data memory • SPI • Processor • I2C • ALU • Processor Control Unit (CPU) • Etc. • Registers • Special Purpose Registers • General Purpose Registers • Buses • Data Bus • Instruction Bus • Bus bridge to connect diff. buses • Advanced High-performance Bus (AHB) • Advanced Peripheral Bus (APB) • GPIO Core Architecture Von-Neumann Harvard Instructions and data are stored in Data and instructions are stored into the same memory. separate memories. • Simple and inexpensive • Faster • Access to data or instruction, one at a time • More energy efficient • Different bus sizes 9 Core Architecture Von-Neumann Harvard Instructions and data are stored in Data and instructions are stored into the same memory. separate memories. 10 ARM Simplified Block Diagram System on Chip (SoC) http://www.microdigitaled.com/ARM/ASM_ARM/PowerPoints/ARM_ASM_ppts.htm ARM Cortex-M4 Organization (STM32L4) LCD SPI2 Harvard Based TIM2 SPI3 TIM3 I2C1/SMBUS SW/JTAG Architecture TIM4 I2C2/SMBUS TIM6 I2C3/SMBUS TIM7 USB 2.0 FS bxCAN Cortex-M4 Processor Core Instructions Flash USART2 USART3 SWPMI1 t Memory i Instruction Bus r ) LPTIM1 l r USART4 n e n P e o U l e d r ) y o l S g USART5 LPTIM2 l Data t r c i o h t o u a a D o Memory n x c r f ( i c c SRAM OpAmp b n t LPUART1 r r o e t e m ` t u e ) e a o n c Protection e e r C t D i t a t t D t a o U i C F n a r M f I I s n M Advanced High- p L n Unit (MPU) r C Interrupts o n D & V n o o e s t I A U i s ( o t N t performance Bus e e i u p s ( l t e n c APB1 c l I B U e u p c Advanced u a r (AHB) i Data Bus g c AHB to APB Bridge 1 P r t r r u B l t n o r F e T i Peripheral Bus t r u s H t s S P n n A AHB to APB Bridge 2 M I I (APB) n I ABP2 System Bus GPIO Port A GPIO Port B EXTI GPIO Port C SPI1 Direction Memory GPIO Port D WKUP SAI1 Access (DMA) GPIO Port E TIM1/PWM SAI2 Controllers GPIO Port F TIM8/PWM DFSDM GPIO Port G TIM15 COMP1 GPIO Port H TIM16 COMP2 TIM17 Firewall General USART1 Note that the Kit we are using System-on-a-chip Purpose IO Has an STM32F401 12 Memory Data Address 8 bits 32 bits • Memory is arranged as a series of “locations” 0xFFFFFFFF • Each location has a unique “address” • Each location holds a byte (byte-addressable) • e.g. the memory location at address 0x080001B0 contains the byte value 0x70, i.e., 112 • The number of locations in memory is limited • e.g. 4 GB of RAM 70 0x080001B0 • 1 Gigabyte (GB) = 230 bytes BC 0x080001AF • 232 locations è 4,294,967,296 locations! 18 0x080001AE 01 0x080001AD • Values stored at each location can represent A0 0x080001AC either program data or program instructions • e.g. the value 0x70 might be the code used to tell the processor to add two values together 0x00000000 13 Memory Memory Mapping • Answer the following questions: • What is the size of the EEPROM? • What is the size of the Flash? • Which Memory portion is non-volatile? • What does SRAM generally used for in an ARM core processor? • Where is 0x743 address? • Where is 0x1000AB address? 16 Processor Registers 13 for general purpose ARM Register and ALU 3 for specific purpose Processor Registers } 32 bits Fastest way to read and write } Registers are within the processor chip R0 } A register stores 32-bit value R1 } Cortex M (STM32L) has R2 } R0-R12: 13 general-purpose registers Low R3 } Registers R4 R13: Stack pointer (Shadow of MSP or PSP) R5 } R14: Link register (LR) General R6 Purpose } R15: Program counter (PC) Register R7 } Special registers (xPSR, BASEPRI, PRIMASK, etc.)- R8 more later R9 32 bits High Registers R10 R11 xPSR R12 BASEPRI Special R13 (SP) R13 (MSP) R13 (PSP) PRIMASK Purpose Register R14 (LR) FAULTMASK R15 (PC) CONTROL 16 Program Execution • Program Counter (PC) is a register that holds the memory address of the next instruction to be fetched from the memory. Memory Content àNext Instruction Memory Address 4770 0x080001B4 2000 0x080001B2 188B 0x080001B0 PC 2201 0x080001AE 2100 0x080001AC PC = 0x080001B0 Instruction = 188B or 2000188B or 8B180020 17 Three-state pipeline: Fetch, Decode, Execution • Pipelining allows hardware resources to be fully utilized • One 32-bit instruction or two 16-bit instructions can be fetched. 1. Fetch instruction at PC address 3. Execute 2. Decode the the instruction instruction Pipeline of 32-bit instructions 18 Loading Code and Data into Memory SRAM 19 ARM Register and ALU Machine codes are stored in memory Data Address pc r15 0xFFFFFFFF r14 lr r13 sp r12 r11 r10 r9 4770 0x080001B4 r8 ALU 2000 0x080001B2 r7 188B 0x080001B0 r6 2201 0x080001AE r5 2100 0x080001AC r4 r3 r2 r1 r0 0x00000000 Registers CPU Memory 21 Fetch Instruction: pc = 0x08001AC Decode Instruction: 2100 = MOVS r1, #0x00 Data Address pc r15 0x080001AC 0xFFFFFFFF r14 lr r13 sp r12 r11 r10 r9 4770 0x080001B4 r8 ALU 2000 0x080001B2 r7 188B 0x080001B0 r6 2201 0x080001AE r5 2100 0x080001AC r4 r3 r2 r1 r0 0x00000000 Registers CPU Memory 22 Execute Instruction: MOVS r1, #0x00 Data Address pc r15 0x080001AC 0xFFFFFFFF r14 lr r13 sp r12 r11 r10 r9 4770 0x080001B4 r8 ALU 2000 0x080001B2 r7 188B 0x080001B0 r6 2201 0x080001AE r5 2100 0x080001AC r4 r3 r2 r1 0x00000000 r0 0x00000000 Registers CPU Memory 23 Fetch Next Instruction: pc = pc + 2 Decode & Execute: 2201 = MOVS r2, #0x01 Data Address pc r15 0x080001AE 0xFFFFFFFF r14 lr r13 sp r12 r11 r10 r9 4770 0x080001B4 r8 ALU 2000 0x080001B2 r7 188B 0x080001B0 r6 2201 0x080001AE r5 2100 0x080001AC r4 r3 r2 0x00000001 r1 0x00000000 r0 0x00000000 Registers CPU Memory 24 Fetch Next Instruction: pc = pc + 2 Decode & Execute: 188B = ADDS r3, r1, r2 Data Address pc r15 0x080001B0 0xFFFFFFFF r14 lr r13 sp r12 r11 r10 r9 4770 0x080001B4 r8 ALU 2000 0x080001B2 r7 188B 0x080001B0 r6 2201 0x080001AE r5 2100 0x080001AC r4 r3 0x00000001 r2 0x00000001 r1 0x00000000 r0 0x00000000 Registers CPU Memory 25 Fetch Next Instruction: pc = pc + 2 Decode & Execute: 2000 = MOVS r0, #0x00 Data Address pc r15 0x080001B2 0xFFFFFFFF r14 lr r13 sp r12 r11 r10 r9 4770 0x080001B4 r8 ALU 2000 0x080001B2 r7 188B 0x080001B0 r6 2201 0x080001AE r5 2100 0x080001AC r4 r3 r2 0x00000001 r1 0x00000000 r0 0x00000000 0x00000000 Registers CPU Memory 26 ARM Applications…. iPhone 5 Teardown The A6 processor is the first Apple System-on-Chip (SoC) to use a custom design, based off the ARMv7 instruction set. http://www.ifixit.com 28 iPhone 6 Teardown The A8 processor is the first 64- bit ARM based SoC. It supports ARM A64, A32, and T32 instruction set. http://www.ifixit.com 29 iPhone 7 Teardown A10 processor: • 64-bit system on chip (SoC) • ARMv8-A core 30 Apple Watch • Apple S1 Processor • 32-bit ARMv7-A compatible • # of Cores: 1 • CMOS Technology: 28 nm • L1 cache 32 KB data • L2 cache 256 KB • GPU PowerVR SGX543 31 Kindle HD Fire Texas Instruments OMAP 4460 dual- core processor http://www.ifixit.com 32 Fitbit Flex Teardown STMicroelectronics 32L151C6 Ultra Low Power ARM Cortex M3 Microcontroller Nordic Semiconductor nRF8001 Bluetooth Low Energy Connectivity IC 33 www.ifixit.com Samsung Galaxy Gear • STMicroelectronics STM32F401B ARM- Cortex M4 MCU with 128KB Flash source: ifixit.com 34 Pebble Smartwatch source: ifixit.com • STMicroelectronics STM32F205RE ARM Cortex-M3 MCU, with a maximum speed of 120 MHz 35 Oculus VR • Facebook’s $2 Billion Acquisition Of Oculus in 2014 source: ifixit.com • ST Microelectronics STM32F072VB ARM Cortex-M0 32-bit RISC Core Microcontroller 36 HTC Vive STMicroelectronics 32F072R8 ARM Cortex-M0 Microcontroller source: ifixit.com 37 Nest Learning Thermostat source: ifixit.com • ST Microelectronics STM32L151VB ultra-low-power 32 MHz ARM Cortex-M3 MCU 38 Samsung Gear Fit Fitness Tracker source: ifixit.com • STMicroelectronics STM32F439ZI 180 MHz, 32 bit ARM Cortex-M4 CPU 39 A Little About STM32 • STM32 is a family of 32-bit microcontroller integrated circuits by STMicroelectronics • The STM32 chips are grouped into related series that are based around the same 32-bit ARM processor core, such as the Cortex-M7F, Cortex-M4F, Cortex-M3, Cortex-M0+, or Cortex-M0.
Load more

Recommended publications
  • Fill Your Boots: Enhanced Embedded Bootloader Exploits Via Fault Injection and Binary Analysis
    IACR Transactions on Cryptographic Hardware and Embedded Systems ISSN 2569-2925, Vol. 2021, No. 1, pp. 56–81. DOI:10.46586/tches.v2021.i1.56-81 Fill your Boots: Enhanced Embedded Bootloader Exploits via Fault Injection and Binary Analysis Jan Van den Herrewegen1, David Oswald1, Flavio D. Garcia1 and Qais Temeiza2 1 School of Computer Science, University of Birmingham, UK, {jxv572,d.f.oswald,f.garcia}@cs.bham.ac.uk 2 Independent Researcher, [email protected] Abstract. The bootloader of an embedded microcontroller is responsible for guarding the device’s internal (flash) memory, enforcing read/write protection mechanisms. Fault injection techniques such as voltage or clock glitching have been proven successful in bypassing such protection for specific microcontrollers, but this often requires expensive equipment and/or exhaustive search of the fault parameters. When multiple glitches are required (e.g., when countermeasures are in place) this search becomes of exponential complexity and thus infeasible. Another challenge which makes embedded bootloaders notoriously hard to analyse is their lack of debugging capabilities. This paper proposes a grey-box approach that leverages binary analysis and advanced software exploitation techniques combined with voltage glitching to develop a powerful attack methodology against embedded bootloaders. We showcase our techniques with three real-world microcontrollers as case studies: 1) we combine static and on-chip dynamic analysis to enable a Return-Oriented Programming exploit on the bootloader of the NXP LPC microcontrollers; 2) we leverage on-chip dynamic analysis on the bootloader of the popular STM8 microcontrollers to constrain the glitch parameter search, achieving the first fully-documented multi-glitch attack on a real-world target; 3) we apply symbolic execution to precisely aim voltage glitches at target instructions based on the execution path in the bootloader of the Renesas 78K0 automotive microcontroller.
    [Show full text]
  • STM32-P103 User's Manual
    STM-P103 development board User's manual Document revision C, August 2016 Copyright(c) 2014, OLIMEX Ltd, All rights reserved INTRODUCTION STM32-P103 board is development board which allows you to explore thee features of the ARM Cortex M3 STM32F103RBT6 microcontroller produced by ST Microelectronics Inc. The board has SD/MMC card connector and allows USB Mass storage device demo to be evaluated. The RS232 driver and connector allows USB to Virtual COM port demo to be evaluated. The CAN port and driver allows CAN applications to be developed. The UEXT connector allows access to all other UEXT modules produced by OLIMEX (like MOD-MP3, MOD-NRF24LR, MOD-NOKIA6610, etc) to be connected easily. In the prototype area the customer can solder his own custom circuits and interface them to USB, CAN, RS232 etc. STM32-P103 is almost identical in hardware design to STM32-P405. The major difference is the microcontroller used (STM32F103 vs STM32F405). Another board with STM32F103 and a display is STM32-103STK. A smaller (and cheaper board) with STM32F103 is the STM32-H103. Both boards mentioned also have a version with the newer microcontroller STM32F405 used. The names are respectively STM32-405STK and STM32-H405. BOARD FEATURES STM32-P103 board features: - CPU: STM32F103RBT6 ARM 32 bit CORTEX M3™ - JTAG connector with ARM 2×10 pin layout for programming/debugging with ARM-JTAG, ARM-USB- OCD, ARM-USB-TINY - USB connector - CAN driver and connector - RS232 driver and connector - UEXT connector which allow different modules to be connected (as MOD-MP3,
    [Show full text]
  • Reconfigurable Embedded Control Systems: Problems and Solutions
    RECONFIGURABLE EMBEDDED CONTROL SYSTEMS: PROBLEMS AND SOLUTIONS By Dr.rer.nat.Habil. Mohamed Khalgui ⃝c Copyright by Dr.rer.nat.Habil. Mohamed Khalgui, 2012 v Martin Luther University, Germany Research Manuscript for Habilitation Diploma in Computer Science 1. Reviewer: Prof.Dr. Hans-Michael Hanisch, Martin Luther University, Germany, 2. Reviewer: Prof.Dr. Georg Frey, Saarland University, Germany, 3. Reviewer: Prof.Dr. Wolf Zimmermann, Martin Luther University, Germany, Day of the defense: Monday January 23rd 2012, Table of Contents Table of Contents vi English Abstract x German Abstract xi English Keywords xii German Keywords xiii Acknowledgements xiv Dedicate xv 1 General Introduction 1 2 Embedded Architectures: Overview on Hardware and Operating Systems 3 2.1 Embedded Hardware Components . 3 2.1.1 Microcontrollers . 3 2.1.2 Digital Signal Processors (DSP): . 4 2.1.3 System on Chip (SoC): . 5 2.1.4 Programmable Logic Controllers (PLC): . 6 2.2 Real-Time Embedded Operating Systems (RTOS) . 8 2.2.1 QNX . 9 2.2.2 RTLinux . 9 2.2.3 VxWorks . 9 2.2.4 Windows CE . 10 2.3 Known Embedded Software Solutions . 11 2.3.1 Simple Control Loop . 12 2.3.2 Interrupt Controlled System . 12 2.3.3 Cooperative Multitasking . 12 2.3.4 Preemptive Multitasking or Multi-Threading . 12 2.3.5 Microkernels . 13 2.3.6 Monolithic Kernels . 13 2.3.7 Additional Software Components: . 13 2.4 Conclusion . 14 3 Embedded Systems: Overview on Software Components 15 3.1 Basic Concepts of Components . 15 3.2 Architecture Description Languages . 17 3.2.1 Acme Language .
    [Show full text]
  • FAN53525 3.0A, 2.4Mhz, Digitally Programmable Tinybuck® Regulator
    FAN53525 — 3.0 A, 2.4 MHz, June 2014 FAN53525 3.0A, 2.4MHz, Digitally Programmable TinyBuck® Regulator Digitally Programmable TinyBuck Digitally Features Description . Fixed-Frequency Operation: 2.4 MHz The FAN53525 is a step-down switching voltage regulator that delivers a digitally programmable output from an input . Best-in-Class Load Transient voltage supply of 2.5 V to 5.5 V. The output voltage is 2 . Continuous Output Current Capability: 3.0 A programmed through an I C interface capable of operating up to 3.4 MHz. 2.5 V to 5.5 V Input Voltage Range Using a proprietary architecture with synchronous . Digitally Programmable Output Voltage: rectification, the FAN53525 is capable of delivering 3.0 A - 0.600 V to 1.39375 V in 6.25 mV Steps continuous at over 80% efficiency, maintaining that efficiency at load currents as low as 10 mA. The regulator operates at Programmable Slew Rate for Voltage Transitions . a nominal fixed frequency of 2.4 MHz, which reduces the . I2C-Compatible Interface Up to 3.4 Mbps value of the external components to 330 nH for the output inductor and as low as 20 µF for the output capacitor. PFM Mode for High Efficiency in Light Load . Additional output capacitance can be added to improve . Quiescent Current in PFM Mode: 50 µA (Typical) regulation during load transients without affecting stability, allowing inductance up to 1.2 µH to be used. Input Under-Voltage Lockout (UVLO) ® At moderate and light loads, Pulse Frequency Modulation Regulator Thermal Shutdown and Overload Protection . (PFM) is used to operate in Power-Save Mode with a typical .
    [Show full text]
  • The Intro to GPGPU CPU Vs
    12/12/11! The Intro to GPGPU . Dr. Chokchai (Box) Leangsuksun, PhD! Louisiana Tech University. Ruston, LA! ! CPU vs. GPU • CPU – Fast caches – Branching adaptability – High performance • GPU – Multiple ALUs – Fast onboard memory – High throughput on parallel tasks • Executes program on each fragment/vertex • CPUs are great for task parallelism • GPUs are great for data parallelism Supercomputing 20082 Education Program 1! 12/12/11! CPU vs. GPU - Hardware • More transistors devoted to data processing CUDA programming guide 3.1 3 CPU vs. GPU – Computation Power CUDA programming guide 3.1! 2! 12/12/11! CPU vs. GPU – Memory Bandwidth CUDA programming guide 3.1! What is GPGPU ? • General Purpose computation using GPU in applications other than 3D graphics – GPU accelerates critical path of application • Data parallel algorithms leverage GPU attributes – Large data arrays, streaming throughput – Fine-grain SIMD parallelism – Low-latency floating point (FP) computation © David Kirk/NVIDIA and Wen-mei W. Hwu, 2007! ECE 498AL, University of Illinois, Urbana-Champaign! 3! 12/12/11! Why is GPGPU? • Large number of cores – – 100-1000 cores in a single card • Low cost – less than $100-$1500 • Green computing – Low power consumption – 135 watts/card – 135 w vs 30000 w (300 watts * 100) • 1 card can perform > 100 desktops 12/14/09!– $750 vs 50000 ($500 * 100) 7 Two major players 4! 12/12/11! Parallel Computing on a GPU • NVIDIA GPU Computing Architecture – Via a HW device interface – In laptops, desktops, workstations, servers • Tesla T10 1070 from 1-4 TFLOPS • AMD/ATI 5970 x2 3200 cores • NVIDIA Tegra is an all-in-one (system-on-a-chip) ATI 4850! processor architecture derived from the ARM family • GPU parallelism is better than Moore’s law, more doubling every year • GPGPU is a GPU that allows user to process both graphics and non-graphics applications.
    [Show full text]
  • Insider's Guide STM32
    The Insider’s Guide To The STM32 ARM®Based Microcontroller An Engineer’s Introduction To The STM32 Series www.hitex.com Published by Hitex (UK) Ltd. ISBN: 0-9549988 8 First Published February 2008 Hitex (UK) Ltd. Sir William Lyons Road University Of Warwick Science Park Coventry, CV4 7EZ United Kingdom Credits Author: Trevor Martin Illustrator: Sarah Latchford Editors: Michael Beach, Alison Wenlock Cover: Wolfgang Fuller Acknowledgements The author would like to thank M a t t Saunders and David Lamb of ST Microelectronics for their assistance in preparing this book. © Hitex (UK) Ltd., 21/04/2008 All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical or photocopying, recording or otherwise without the prior written permission of the Publisher. Contents Contents 1. Introduction 4 1.1 So What Is Cortex?..................................................................................... 4 1.2 A Look At The STM32 ................................................................................ 5 1.2.1 Sophistication ............................................................................................. 5 1.2.2 Safety ......................................................................................................... 6 1.2.3 Security ....................................................................................................... 6 1.2.4 Software Development ..............................................................................
    [Show full text]
  • An Emerging Architecture in Smart Phones
    International Journal of Electronic Engineering and Computer Science Vol. 3, No. 2, 2018, pp. 29-38 http://www.aiscience.org/journal/ijeecs ARM Processor Architecture: An Emerging Architecture in Smart Phones Naseer Ahmad, Muhammad Waqas Boota * Department of Computer Science, Virtual University of Pakistan, Lahore, Pakistan Abstract ARM is a 32-bit RISC processor architecture. It is develop and licenses by British company ARM holdings. ARM holding does not manufacture and sell the CPU devices. ARM holding only licenses the processor architecture to interested parties. There are two main types of licences implementation licenses and architecture licenses. ARM processors have a unique combination of feature such as ARM core is very simple as compare to general purpose processors. ARM chip has several peripheral controller, a digital signal processor and ARM core. ARM processor consumes less power but provide the high performance. Now a day, ARM Cortex series is very popular in Smartphone devices. We will also see the important characteristics of cortex series. We discuss the ARM processor and system on a chip (SOC) which includes the Qualcomm, Snapdragon, nVidia Tegra, and Apple system on chips. In this paper, we discuss the features of ARM processor and Intel atom processor and see which processor is best. Finally, we will discuss the future of ARM processor in Smartphone devices. Keywords RISC, ISA, ARM Core, System on a Chip (SoC) Received: May 6, 2018 / Accepted: June 15, 2018 / Published online: July 26, 2018 @ 2018 The Authors. Published by American Institute of Science. This Open Access article is under the CC BY license.
    [Show full text]
  • System-On-A-Chip (Soc) & ARM Architecture
    System-on-a-Chip (SoC) & ARM Architecture EE2222 Computer Interfacing and Microprocessors Partially based on System-on-Chip Design by Hao Zheng 2020 EE2222 1 Overview • A system-on-a-chip (SoC): • a computing system on a single silicon substrate that integrates both hardware and software. • Hardware packages all necessary electronics for a particular application. • which implemented by SW running on HW. • Aim for low power and low cost. • Also more reliable than multi-component systems. 2020 EE2222 2 Driven by semiconductor advances 2020 EE2222 3 Basic SoC Model 2020 EE2222 4 2020 EE2222 5 SoC vs Processors System on a chip Processors on a chip processor multiple, simple, heterogeneous few, complex, homogeneous cache one level, small 2-3 levels, extensive memory embedded, on chip very large, off chip functionality special purpose general purpose interconnect wide, high bandwidth often through cache power, cost both low both high operation largely stand-alone need other chips 2020 EE2222 6 Embedded Systems • 98% processors sold annually are used in embedded applications. 2020 EE2222 7 Embedded Systems: Design Challenges • Power/energy efficient: • mobile & battery powered • Highly reliable: • Extreme environment (e.g. temperature) • Real-time operations: • predictable performance • Highly complex • A modern automobile with 55 electronic control units • Tightly coupled Software & Hardware • Rapid development at low price 2020 EE2222 8 EECS222A: SoC Description and Modeling Lecture 1 Design Complexity Challenge Design• Productivity Complexity
    [Show full text]
  • The Von Neumann Computer Model 5/30/17, 10:03 PM
    The von Neumann Computer Model 5/30/17, 10:03 PM CIS-77 Home http://www.c-jump.com/CIS77/CIS77syllabus.htm The von Neumann Computer Model 1. The von Neumann Computer Model 2. Components of the Von Neumann Model 3. Communication Between Memory and Processing Unit 4. CPU data-path 5. Memory Operations 6. Understanding the MAR and the MDR 7. Understanding the MAR and the MDR, Cont. 8. ALU, the Processing Unit 9. ALU and the Word Length 10. Control Unit 11. Control Unit, Cont. 12. Input/Output 13. Input/Output Ports 14. Input/Output Address Space 15. Console Input/Output in Protected Memory Mode 16. Instruction Processing 17. Instruction Components 18. Why Learn Intel x86 ISA ? 19. Design of the x86 CPU Instruction Set 20. CPU Instruction Set 21. History of IBM PC 22. Early x86 Processor Family 23. 8086 and 8088 CPU 24. 80186 CPU 25. 80286 CPU 26. 80386 CPU 27. 80386 CPU, Cont. 28. 80486 CPU 29. Pentium (Intel 80586) 30. Pentium Pro 31. Pentium II 32. Itanium processor 1. The von Neumann Computer Model Von Neumann computer systems contain three main building blocks: The following block diagram shows major relationship between CPU components: the central processing unit (CPU), memory, and input/output devices (I/O). These three components are connected together using the system bus. The most prominent items within the CPU are the registers: they can be manipulated directly by a computer program. http://www.c-jump.com/CIS77/CPU/VonNeumann/lecture.html Page 1 of 15 IPR2017-01532 FanDuel, et al.
    [Show full text]
  • Sitara™ Am57x Processor with Dual ARM® Cortex®-A15 Cores
    Sitara™ AM57x processor with dual ARM® Cortex®-A15 cores In today’s industrial automation market, (PLCs) and industrial computers consumers are seeing an evolution to human machine interface (HMI), that requires new technology featuring industrial peripherals and factory amplified performance and capabilities. communication, automation systems The factory automation floor is rapidly require cutting­edge technologies to advancing to become more user meet stringent customer requirements friendly with the incorporation of ele­ for high reliability in mission­critical ments like user interfaces that are environments. increasingly similar to those we use in our everyday lives and video compe­ Texas Instruments Incorporated (TI) has tencies that grant the ability to view a strategic commitment to the factory machines running on the opposite side automation industry, ranging from an of factories. This shift necessitates extensive, reliable solution portfolio to solutions very complex, expensive new processors that afford industrial a long product life supply as well as a and resistant to evolution even though system developers the capacity to suc­ strong local­based support. Industrial industry standards are changing. cessfully address these ever­evolving automation applications have been challenges. With applications ranging implemented using a variety of external Meeting the need for high from programmable logic controllers components making yesterday’s performance AM57x block diagram In industrial HMI and PLC systems, there is an increasing trend towards achieving x86­level performance in fanless enclosures and smaller form factors. At the same time, communica­ tions requirements are ever increasing for these systems, as is the need for intuitive user interface and high­perfor­ mance graphics in HMI systems.
    [Show full text]
  • OMAP 3 Family of Multimedia Applications
    OMAP™ 3 family of multimedia applications processors Revolutionizing entertainment and productivity Key features in wireless handheld commumications • Combines mobile entertainment and high-performance productivity applications. Product Bulletin • Integrates the advanced Superscalar ARM Cortex-A8 RISC core, enabling up to The OMAP™ 3 family of multimedia applications processors from Texas Instruments (TI) 3x gain in performance versus ARM11. introduces a new level of performance that enables laptop-like productivity and advanced • Designed in 45-nm (OMAP36x platform) entertainment in multimedia-enabled handsets. OMAP 3 devices support all levels of and 65-nm (OMAP34x platform) CMOS handsets, from the entry-level multimedia-enabled handsets to high-end Mobile Internet process technologies for less power Devices (MIDs). consumption and increased device performance. Entry-level Mid-level High-end • Includes integrated IVA hardware multimedia-enabled multimedia-enabled multimedia-enabled accelerators to enable multi-standard encode handsets handsets handsets decode up to HD resolution. OMAP3410 OMAP3420 OMAP3430/3440 • Available integrated image signal OMAP3610 OMAP3620 OMAP3630/3640 processor (ISP) enables faster, higher quality image capture, lower system cost TI’s OMAP 3 family of applications processors These devices can operate at a higher and lower power consumption. • Provides seamless connectivity to hard integrate the ARM Cortex-A8 superscalar frequency than previous-generation OMAP diskdrive (HDD) devices for mass storage. microprocessor
    [Show full text]
  • Comparative Study of Various Systems on Chips Embedded in Mobile Devices
    Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol.4, No.7, 2013 - National Conference on Emerging Trends in Electrical, Instrumentation & Communication Engineering Comparative Study of Various Systems on Chips Embedded in Mobile Devices Deepti Bansal(Assistant Professor) BVCOE, New Delhi Tel N: +919711341624 Email: [email protected] ABSTRACT Systems-on-chips (SoCs) are the latest incarnation of very large scale integration (VLSI) technology. A single integrated circuit can contain over 100 million transistors. Harnessing all this computing power requires designers to move beyond logic design into computer architecture, meet real-time deadlines, ensure low-power operation, and so on. These opportunities and challenges make SoC design an important field of research. So in the paper we will try to focus on the various aspects of SOC and the applications offered by it. Also the different parameters to be checked for functional verification like integration and complexity are described in brief. We will focus mainly on the applications of system on chip in mobile devices and then we will compare various mobile vendors in terms of different parameters like cost, memory, features, weight, and battery life, audio and video applications. A brief discussion on the upcoming technologies in SoC used in smart phones as announced by Intel, Microsoft, Texas etc. is also taken up. Keywords: System on Chip, Core Frame Architecture, Arm Processors, Smartphone. 1. Introduction: What Is SoC? We first need to define system-on-chip (SoC). A SoC is a complex integrated circuit that implements most or all of the functions of a complete electronic system.
    [Show full text]