Instruction Set Architecture How to Speak Computer Crafting an ISA Where Are the Instructions?

Total Page:16

File Type:pdf, Size:1020Kb

Instruction Set Architecture How to Speak Computer Crafting an ISA Where Are the Instructions? How to Speak Computer High Level Language temp = v[k]; Program v[k] = v[k+1]; v[k+1] = temp; Compiler lw $15, 0($2) Instruction Set Architecture Assembly Language lw $16, 4($2) Program sw $16, 0($2) sw $15, 4($2) Assembler or 1000110001100010000000000000000 Machine Language 1000110011110010000000000000100 “How to talk to computers if Program 1010110011110010000000000000000 you aren’t on Star Trek” 1010110001100010000000000000100 Machine Interpretation Control Signal Spec ALUOP[0:3] <= InstReg[9:11] & MASK CSE 240A Dean Tullsen CSE 240A Dean Tullsen Crafting an ISA Where are the instructions? • Designing an ISA is both an art and a science • Harvard architecture • Von Neumann architecture • ISA design involves dealing in an extremely rare resource – instruction bits! inst & inst cpu data • Some things we want out of our ISA storage storage – completeness cpu data “stored-program” computer – orthogonality storage – regularity and simplicity – compactness – ease of programming L1 – ease of implementation inst cache L2 cpu Mem cache L1 data cache CSE 240A Dean Tullsen CSE 240A Dean Tullsen Key ISA decisions Choice 1: Operand Location destination operand operation • operations y = x + b • Accumulator –how many? • Stack – which ones source operands Registers • operands • –how many? • Memory – location –types • We can classify most machines into 4 types: accumulator, – how to specify? how does the computer know what stack, register-memory (most operands can be registers or • instruction format 0001 0100 1101 1111 means? memory), load-store (arithmetic operations must have –size register operands). – how many formats? CSE 240A Dean Tullsen CSE 240A Dean Tullsen Choice 1B: How Many Operands? Alternative ISA’s Basic ISA Classes • A = X*Y - B*C Accumulator: Stack Architecture Accumulator GPR GPR (Load-store) 1 address add A acc ← acc + mem[A] Stack: 0 address add tos ← tos + next General Purpose Register: 2 address add A B EA(A) ← EA(A) + EA(B) 3 address add A B C EA(A) ← EA(B) + EA(C) Stack Memory Accumulator Load/Store: A ? 3 address add Ra Rb Rc Ra ← Rb + Rc X 12 load Ra Rb Ra ← mem[Rb] R1 Y 3 B 4 store Ra Rb mem[Rb] ← Ra R2 C 5 R3 temp ? A load/store architecture has instructions that do either ALU CSE 240Aoperations or access memory, but never both. Dean Tullsen CSE 240A Dean Tullsen Choice 2: Addressing Modes Addressing Mode Utilization how do we specify the operand we want? • Register direct R3 R6 = R5 + R3 TeX 1% Memory indirect spice 6% • Immediate (literal) #25 R6 = R5 + 25 gcc 1% • Direct (absolute) M[10000] R6 = M[10000] TeX 0% Scaled spice 16% • Register indirect M[R3] R6 = M[R3] gcc 6% (a.k.a register deferred) TeX 24% • Memory Indirect M[M[R3] ] Register deferred spice 3% gcc 11% • Displacement M[R3 + 10000] ... TeX 43% • Index M[R3 + R4] Immediate spice 17% 39% • Scaled M[R3 + R4*d + 10000] gcc TeX 32% • Autoincrement M[R3++] Displacement spice 55% • Autodecrement M[R3 - -] gcc 40% 0% 10% 20% 30% 40% 50% 60% Frequency of the addressing mode Conclusion? CSE 240A Dean Tullsen CSE 240A Dean Tullsen Displacement Size Choice 3: Which Operations? 30% • arithmetic Integer average – add, subtract, multiply, divide 25% • logical Floating-point average 20% Percentage of – and, or, shift left, shift right displacement 15% • data transfer 10% – load word, store word • control flow 5% 0% 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Does it make sense to have more complex instructions? Value -e.g., square root, mult-add, matrix multiply, cross product ... • Conclusions? CSE 240A Dean Tullsen CSE 240A Dean Tullsen Types of branches (control flow) Conditional branch • conditional branch beq r1,r2, label • jump jump label • How do you specify the destination (target) of a • procedure call call label branch/jump? • procedure return return • How do we specify the condition of the branch? CSE 240A Dean Tullsen CSE 240A Dean Tullsen Branch distance Branch condition Condition Codes Processor status bits are set as a side-effect of arithmetic instructions or explicitly by compare or test instructions. ex: sub r1, r2, r3 bz label Condition Register Ex: cmp r1, r2, r3 bgt r1, label Compare and Branch Ex: bgt r1, r2, label • Conclusions? CSE 240A Dean Tullsen CSE 240A Dean Tullsen Choice 4: Instruction Format The Customer is Always Right Fixed (e.g., all RISC processors -- SPARC, MIPS, Alpha) • Compiler is primary customer of ISA opcode addr1 addr2 addr3 • Features the compiler doesn’t use are wasted Variable (VAX, ...) • Register allocation is a huge contributor to performance opcode+ spec1 addr1 spec2 addr2 ... specn addrn • Compiler-writer’s job is made easier when ISA has Hybrid – regularity – primitives, not solutions – simple trade-offs • Summary -> simplicity over power • Tradeoffs? • Conclusions? CSE 240A Dean Tullsen CSE 240A Dean Tullsen Our desired ISA MIPS instruction set architecture • Registers, Load-store • 32 32-bit general-purpose registers • Addressing modes – R0 always equals zero – immediate (8-16 bits) – 32 or 16 FP registers – displacement (12-16 bits) • 8-, 16-, and 32-bit integers, 32- and 64-bit fp data types – register deferred (register indirect) • immediate and displacement addressing modes • Support a reasonable number of operations – register deferred is a subset of displacement • Don’t use condition codes • 32-bit fixed-length instruction encoding • Fixed instruction encoding/length for performance • regularity (several general-purpose registers) CSE 240A Dean Tullsen CSE 240A Dean Tullsen MIPS Instruction Format RISC vs CISC • MIPS is a classic RISC architectures (as are SPARC, Alpha, PowerPC, …) • RISC stands for Reduced Instruction Set Computer. RISC architectures are load-store, few formats, minimal instruction sets. • They were in contrast to the 70s and 80s which proliferated CISC ISAs (VAX, Intel x86, various IBM), which were characterized by complex and comprehensive instruction sets, and complex instruction decoding. • RISC architectures thrived not because they supported fewer operations, but because they enabled parallelism. CSE 240A Dean Tullsen CSE 240A Dean Tullsen MIPS Operations and ISA ISA Key Points • Read on your own! • Modern ISA’s typically sacrifice power and flexibility for • Get comfortable with MIPS instructions and formats regularity and simplicity; code density for parallelism and throughput. • instruction bits are extremely limited, particularly in a fixed-length instruction format. • Registers are critical to performance – we want lots of them, and few strings attached. • Displacement addressing mode handles the vast majority of memory reference needs. CSE 240A Dean Tullsen CSE 240A Dean Tullsen.
Recommended publications
  • Unit – I Computer Architecture and Operating System – Scs1315
    SCHOOL OF ELECTRICAL AND ELECTRONICS DEPARTMENT OF ELECTRONICS AND COMMMUNICATION ENGINEERING UNIT – I COMPUTER ARCHITECTURE AND OPERATING SYSTEM – SCS1315 UNIT.1 INTRODUCTION Central Processing Unit - Introduction - General Register Organization - Stack organization -- Basic computer Organization - Computer Registers - Computer Instructions - Instruction Cycle. Arithmetic, Logic, Shift Microoperations- Arithmetic Logic Shift Unit -Example Architectures: MIPS, Power PC, RISC, CISC Central Processing Unit The part of the computer that performs the bulk of data-processing operations is called the central processing unit CPU. The CPU is made up of three major parts, as shown in Fig.1 Fig 1. Major components of CPU. The register set stores intermediate data used during the execution of the instructions. The arithmetic logic unit (ALU) performs the required microoperations for executing the instructions. The control unit supervises the transfer of information among the registers and instructs the ALU as to which operation to perform. General Register Organization When a large number of registers are included in the CPU, it is most efficient to connect them through a common bus system. The registers communicate with each other not only for direct data transfers, but also while performing various microoperations. Hence it is necessary to provide a common unit that can perform all the arithmetic, logic, and shift microoperations in the processor. A bus organization for seven CPU registers is shown in Fig.2. The output of each register is connected to two multiplexers (MUX) to form the two buses A and B. The selection lines in each multiplexer select one register or the input data for the particular bus. The A and B buses form the inputs to a common arithmetic logic unit (ALU).
    [Show full text]
  • S.D.M COLLEGE of ENGINEERING and TECHNOLOGY Sridhar Y
    VISVESVARAYA TECHNOLOGICAL UNIVERSITY S.D.M COLLEGE OF ENGINEERING AND TECHNOLOGY A seminar report on CUDA Submitted by Sridhar Y 2sd06cs108 8th semester DEPARTMENT OF COMPUTER SCIENCE ENGINEERING 2009-10 Page 1 VISVESVARAYA TECHNOLOGICAL UNIVERSITY S.D.M COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF COMPUTER SCIENCE ENGINEERING CERTIFICATE Certified that the seminar work entitled “CUDA” is a bonafide work presented by Sridhar Y bearing USN 2SD06CS108 in a partial fulfillment for the award of degree of Bachelor of Engineering in Computer Science Engineering of the Visvesvaraya Technological University, Belgaum during the year 2009-10. The seminar report has been approved as it satisfies the academic requirements with respect to seminar work presented for the Bachelor of Engineering Degree. Staff in charge H.O.D CSE Name: Sridhar Y USN: 2SD06CS108 Page 2 Contents 1. Introduction 4 2. Evolution of GPU programming and CUDA 5 3. CUDA Structure for parallel processing 9 4. Programming model of CUDA 10 5. Portability and Security of the code 12 6. Managing Threads with CUDA 14 7. Elimination of Deadlocks in CUDA 17 8. Data distribution among the Thread Processes in CUDA 14 9. Challenges in CUDA for the Developers 19 10. The Pros and Cons of CUDA 19 11. Conclusions 21 Bibliography 21 Page 3 Abstract Parallel processing on multi core processors is the industry’s biggest software challenge, but the real problem is there are too many solutions. One of them is Nvidia’s Compute Unified Device Architecture (CUDA), a software platform for massively parallel high performance computing on the powerful Graphics Processing Units (GPUs).
    [Show full text]
  • Lecture 6: Instruction Set Architecture and the 80X86
    Lecture 6: Instruction Set Architecture and the 80x86 Professor Randy H. Katz Computer Science 252 Spring 1996 RHK.S96 1 Review From Last Time • Given sales a function of performance relative to competition, tremendous investment in improving product as reported by performance summary • Good products created when have: – Good benchmarks – Good ways to summarize performance • If not good benchmarks and summary, then choice between improving product for real programs vs. improving product to get more sales=> sales almost always wins • Time is the measure of computer performance! • What about cost? RHK.S96 2 Review: Integrated Circuits Costs IC cost = Die cost + Testing cost + Packaging cost Final test yield Die cost = Wafer cost Dies per Wafer * Die yield Dies per wafer = p * ( Wafer_diam / 2)2 – p * Wafer_diam – Test dies Die Area Ö 2 * Die Area Defects_per_unit_area * Die_Area Die Yield = Wafer yield * { 1 + } 4 Die Cost is goes roughly with area RHK.S96 3 Review From Last Time Price vs. Cost 100% 80% Average Discount 60% Gross Margin 40% Direct Costs 20% Component Costs 0% Mini W/S PC 5 4.7 3.8 4 3.5 Average Discount 3 2.5 Gross Margin 2 1.8 Direct Costs 1.5 1 Component Costs 0 Mini W/S PC RHK.S96 4 Today: Instruction Set Architecture • 1950s to 1960s: Computer Architecture Course Computer Arithmetic • 1970 to mid 1980s: Computer Architecture Course Instruction Set Design, especially ISA appropriate for compilers • 1990s: Computer Architecture Course Design of CPU, memory system, I/O system, Multiprocessors RHK.S96 5 Computer Architecture? . the attributes of a [computing] system as seen by the programmer, i.e.
    [Show full text]
  • Low-Power Microprocessor Based on Stack Architecture
    Girish Aramanekoppa Subbarao Low-power Microprocessor based on Stack Architecture Stack on based Microprocessor Low-power Master’s Thesis Low-power Microprocessor based on Stack Architecture Girish Aramanekoppa Subbarao Series of Master’s theses Department of Electrical and Information Technology LU/LTH-EIT 2015-464 Department of Electrical and Information Technology, http://www.eit.lth.se Faculty of Engineering, LTH, Lund University, September 2015. Department of Electrical and Information Technology Master of Science Thesis Low-power Microprocessor based on Stack Architecture Supervisors: Author: Prof. Joachim Rodrigues Girish Aramanekoppa Subbarao Prof. Anders Ard¨o Lund 2015 © The Department of Electrical and Information Technology Lund University Box 118, S-221 00 LUND SWEDEN This thesis is set in Computer Modern 10pt, with the LATEX Documentation System ©Girish Aramanekoppa Subbarao 2015 Printed in E-huset Lund, Sweden. Sep. 2015 Abstract There are many applications of microprocessors in embedded applications, where power efficiency becomes a critical requirement, e.g. wearable or mobile devices in healthcare, space instrumentation and handheld devices. One of the methods of achieving low power operation is by simplifying the device architecture. RISC/CISC processors consume considerable power because of their complexity, which is due to their multiplexer system connecting the register file to the func- tional units and their instruction pipeline system. On the other hand, the Stack machines are comparatively less complex due to their implied addressing to the top two registers of the stack and smaller operation codes. This makes the instruction and the address decoder circuit simple by eliminating the multiplex switches for read and write ports of the register file.
    [Show full text]
  • X86-64 Machine-Level Programming∗
    x86-64 Machine-Level Programming∗ Randal E. Bryant David R. O'Hallaron September 9, 2005 Intel’s IA32 instruction set architecture (ISA), colloquially known as “x86”, is the dominant instruction format for the world’s computers. IA32 is the platform of choice for most Windows and Linux machines. The ISA we use today was defined in 1985 with the introduction of the i386 microprocessor, extending the 16-bit instruction set defined by the original 8086 to 32 bits. Even though subsequent processor generations have introduced new instruction types and formats, many compilers, including GCC, have avoided using these features in the interest of maintaining backward compatibility. A shift is underway to a 64-bit version of the Intel instruction set. Originally developed by Advanced Micro Devices (AMD) and named x86-64, it is now supported by high end processors from AMD (who now call it AMD64) and by Intel, who refer to it as EM64T. Most people still refer to it as “x86-64,” and we follow this convention. Newer versions of Linux and GCC support this extension. In making this switch, the developers of GCC saw an opportunity to also make use of some of the instruction-set features that had been added in more recent generations of IA32 processors. This combination of new hardware and revised compiler makes x86-64 code substantially different in form and in performance than IA32 code. In creating the 64-bit extension, the AMD engineers also adopted some of the features found in reduced-instruction set computers (RISC) [7] that made them the favored targets for optimizing compilers.
    [Show full text]
  • Instruction Set Architecture
    The Instruction Set Architecture Application Instruction Set Architecture OiOperating Compiler System Instruction Set Architecture Instr. Set Proc. I/O system or Digital Design “How to talk to computers if Circuit Design you aren’t on Star Trek” CSE 240A Dean Tullsen CSE 240A Dean Tullsen How to Sppmpeak Computer Crafting an ISA High Level Language temp = v[k]; • Designing an ISA is both an art and a science Program v[k] = v[k+ 1]; v[k+1] = temp; • ISA design involves dealing in an extremely rare resource Compiler – instruction bits! lw $15, 0($2) AblLAssembly Language lw $16, 4($2) • Some things we want out of our ISA Program sw $16, 0($2) – completeness sw $15, 4($2) Assembler – orthogonality 1000110001100010000000000000000 – regularity and simplicity Machine Language 1000110011110010000000000000100 – compactness Program 1010110011110010000000000000000 – ease of ppgrogramming 1010110001100010000000000000100 Machine Interpretation – ease of implementation Control Signal Spec ALUOP[0:3] <= InstReg[9:11] & MASK CSE 240A Dean Tullsen CSE 240A Dean Tullsen Where are the instructions? KKyey ISA decisions • Harvard architecture • Von Neumann architecture destination operand operation • operations y = x + b – how many? inst & source operands inst cpu data – which ones storage storage operands cpu • data “stored-program” computer – how many? storage – location – types – how to specify? how does the computer know what L1 • instruction format 0001 0100 1101 1111 inst – size means? cache L2 cpu Mem cache – how many formats? L1 dtdata cache CSE
    [Show full text]
  • The Processor's Structure
    Computer Architecture, Lecture 3: The processor's structure Hossam A. H. Fahmy Cairo University Electronics and Communications Engineering 1 / 15 Structure versus organization Architecture: the structure and organization of a computer's hardware or system software. Within the processor: Registers, Operational Units (Integer, Floating Point, special purpose, . ) Outside the processor: Memory, I/O, . Instruction Set Architecture (ISA): What is the best for the target application? Why? Examples: Sun SPARC, MIPS, Intel x86 (IA32), IBM S/390. Defines: data (types, storage, and addressing modes), instruction (operation code) set, and instruction formats. 2 / 15 ISA The instruction set is the \language" that allows the hardware and the software to speak. It defines the exact functionality of the various operations. It defines the manner to perform these operations by specifying the encoding formats. It does not deal with the speed of performing these operations, the power consumed when these operations are invoked, and the specific details of the circuit implementations. 3 / 15 There are many languages Arabic and Hebrew are semitic languages. English and Urdu are Indo-European languages. The ISAs have their \families" as well. Stack architectures push operands onto a stack and issue operations with no explicit operands. The result is put on top of the same stack. Accumulator architectures use one explicit operand with the accumulator as the second operand. The result is put in the accumulator. Register-memory architectures have several registers. The operands and the result may be in the registers or the memory. Register-register architectures have several registers as well. The operands and result are restricted to be in the registers only.
    [Show full text]
  • Design and Implementation of a Multithreaded Associative Simd Processor
    DESIGN AND IMPLEMENTATION OF A MULTITHREADED ASSOCIATIVE SIMD PROCESSOR A dissertation submitted to Kent State University in partial fulfillment of the requirements for the degree of Doctor of Philosophy by Kevin Schaffer December, 2011 Dissertation written by Kevin Schaffer B.S., Kent State University, 2001 M.S., Kent State University, 2003 Ph.D., Kent State University, 2011 Approved by Robert A. Walker, Chair, Doctoral Dissertation Committee Johnnie W. Baker, Members, Doctoral Dissertation Committee Kenneth E. Batcher, Eugene C. Gartland, Accepted by John R. D. Stalvey, Administrator, Department of Computer Science Timothy Moerland, Dean, College of Arts and Sciences ii TABLE OF CONTENTS LIST OF FIGURES ......................................................................................................... viii LIST OF TABLES ............................................................................................................. xi CHAPTER 1 INTRODUCTION ........................................................................................ 1 1.1. Architectural Trends .............................................................................................. 1 1.1.1. Wide-Issue Superscalar Processors............................................................... 2 1.1.2. Chip Multiprocessors (CMPs) ...................................................................... 2 1.2. An Alternative Approach: SIMD ........................................................................... 3 1.3. MTASC Processor ................................................................................................
    [Show full text]
  • Programming the 65816
    Programming the 65816 Including the 6502, 65C02 and 65802 Distributed and published under COPYRIGHT LICENSE AND PUBLISHING AGREEMENT with Authors David Eyes and Ron Lichty EFFECTIVE APRIL 28, 1992 Copyright © 2007 by The Western Design Center, Inc. 2166 E. Brown Rd. Mesa, AZ 85213 480-962-4545 (p) 480-835-6442 (f) www.westerndesigncenter.com The Western Design Center Table of Contents 1) Chapter One .......................................................................................................... 12 Basic Assembly Language Programming Concepts..................................................................................12 Binary Numbers.................................................................................................................................................... 12 Grouping Bits into Bytes....................................................................................................................................... 13 Hexadecimal Representation of Binary................................................................................................................ 14 The ACSII Character Set ..................................................................................................................................... 15 Boolean Logic........................................................................................................................................................ 16 Logical And.......................................................................................................................................................
    [Show full text]
  • SD Memory Card Interface Using SPI
    Application Note SD Memory Card Interface Using SPI Document No. U19048EU1V0AN00 ©November 2007. NEC Electronics America, Inc. All rights reserved. SD Memory Card Interface Using SPI The information in this document is current as of November 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up- to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information. No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document. NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others. Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
    [Show full text]
  • Gpus and Gpgpus
    GPUs and GPGPUs Greg Blanton John T. Lubia PROCESSOR ARCHITECTURAL ROADMAP • Design CPU . Optimized for sequential performance • ILP increasingly difficult to extract from instruction stream . Control hardware to check for dependencies, out-of-order execution, prediction logic etc • Control hardware dominates CPU . Complex, difficult to build and verify . Takes substantial fraction of die . Increased dependency checking the deeper the pipeline . Does not do actual computation but consumes power Move from Instructions per second to Instructions per watt ➲ Power budget and sealing becomes important ➲ More transistors on the chip . Difficult to scale voltage requirements PARALLEL ARCHITECTURE Hardware architectural change from sequential approach to inherently parallel • Microprocessor manufacture moved into multi-core • Specialized Processor to handle graphics GPU - Graphics Processing Unit Extracted from NVIDIA research paper GPU • Graphics Processing Unit . High-performance many-core processors • Data Parallelized Machine - SIMD Architecture • Pipelined architecture . Less control hardware . High computation performance . Watt-Power invested into data-path computation PC ARCHITECTURE How the GPU fits into the Computer System BUS Bus transfers commands, texture and vertex data between CPU and GPU – (PCI-E BUS) BUS GPU pipeline Program/ API Driver CPU PCI-E Bus GPU GPU Front End Vertex Primitive Rasterization & Fragment Processing Assembly Interpolation Processing Raster Operations Framebuffer • Ideal for graphics processing Extracted from NVIDIA research paper Extracted from NVIDIA research paper Programmable GPU Extracted from NVIDIA research paper Programmable GPU • Transforming GPU to GPGPU (General Purpose GPU) Shaders are execution Kernel of each pipeline stage Extracted from NVIDIA research paper Extracted from NVIDIA research paper Extracted from NVIDIA research paper Extracted from NVIDIA research paper GeForce 8 GPU has 128 thread processors.
    [Show full text]
  • 4 Register/Stack Hybrid – Pipelined Verilog Soft Processor Core
    32 Bit – 8 Thread – 4 Register/Stack Hybrid – Pipelined Verilog Soft Processor Core INTRODUCTION Hive is a general purpose soft processor core intended for instantiation in an FPGA when CPU functionality is desired but when an ARM or similar would be overkill. The Hive core is complex enough to be useful, with a wide data path, a relatively full set of instructions, high code density, and good ALU utilization – but with very basic control structures and minimal internal state, so it is simple enough for a human to easily grasp and program at the lowest level without any special tools. It fits in the smallest of current FPGAs with sufficient resources left over for peripherals (as well as other unrelated logic) and operates at or near the top speed of the device DSP hardware. Hive isn’t an acronym, the name is meant to suggest the swarm of activity in an insect hive: many threads sharing the same program and data space, individually beavering away on separate tasks, and cooperating together to accomplish larger goals. Because of the shared memory space, thread intercommunication is facilitated, and threads can all share a single instance of code, subroutines, or data sets which enables code compaction via global factoring. The novel hybrid stack / register construct employed reduces the need for a plethora of registers and allows for small operand indexes in the opcode. This construct, coupled with explicit stack pointer control in the form of a pop bit for each stack index, minimizes the confusing and inefficient stack gymnastics (swap, pick, roll, copying to thwart auto-consumption, etc.) normally associated with conventional stack machines.
    [Show full text]