DOCSLIB.ORG

Layout Regularity for Design and Manufacturability

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Layout Regularity for Design and Manufacturability Layout Regularity for Design and Manufacturability Marc Pons Sol´e Directors: Francesc Moll i Jaume Abella Tesi presentada per obtenir el t´ıtolde Doctor per la Universitat Polit`ecnicade Catalunya Programa: Enginyeria Electr`onica Barcelona, 08{07{2012 To my Mother, Loles. Contents Contentsi Acknowledgmentsv Abstract vii 1 Introduction1 1.1 History of technology scaling ..................... 1 1.2 Integrated circuit manufacturing process............... 3 1.2.1 Overview ............................ 3 1.2.2 Lithography........................... 4 1.2.3 Resolution enhancement techniques.............. 7 1.2.4 Electroplating and chemical mechanical polishing...... 7 1.3 Challenges of semiconductor industry................. 11 1.3.1 Manufacturing challenges ................... 11 1.3.2 Design challenges........................ 17 1.4 Layout regularity solution....................... 19 2 Related work 21 2.1 The need for layout regularity..................... 21 2.1.1 Regularity for manufacturing................. 21 2.1.2 Regularity for design...................... 24 2.2 Regular layout fabrics ......................... 26 i ii CONTENTS 2.2.1 Gate Arrays........................... 26 2.2.2 Standard Cells ......................... 31 2.2.3 Structured ASICs ....................... 37 2.3 Existing layout analysis tools ..................... 39 2.3.1 Standard DFM flow ...................... 40 2.3.2 Mentor Graphics DFM tools ................. 41 2.3.3 Systematic manufacturing variability models . 42 2.3.4 Evaluating layout regularity.................. 44 2.4 Thesis works motivation........................ 45 3 Unique contributions of the thesis 47 3.1 VCTA regular fabric.......................... 47 3.2 VCTA automation tool......................... 48 3.3 FOCSI layout regularity metric tool ................. 49 3.4 Thesis dissemination.......................... 49 3.4.1 Books.............................. 49 3.4.2 Conferences........................... 50 3.4.3 Scientific Reports........................ 51 3.4.4 Workshops ........................... 51 4 Evaluation framework 53 4.1 Computation resources......................... 53 4.2 Electronic design automation tools.................. 54 4.2.1 Commercial tools........................ 54 4.2.2 Data treatment......................... 54 4.2.3 C programming......................... 55 4.3 Benchmark circuits and evaluations.................. 55 4.3.1 Circuits............................. 55 4.3.2 Technology nodes........................ 58 4.3.3 Layout versions......................... 59 4.3.4 Evaluations........................... 60 CONTENTS iii 5 VCTA regular fabric 63 5.1 VCTA physical design......................... 64 5.1.1 Maximizing layout regularity ................. 64 5.1.2 Basic cell Front-end design .................. 64 5.1.3 Basic cell Back-end design................... 68 5.1.4 Basic cell configuration .................... 70 5.2 VCTA Basic cell impact on design .................. 71 5.2.1 Basic cell parameters...................... 71 5.2.2 Basic cell impact on area and routability........... 72 5.2.3 Basic cell impact on energy and delay ............ 81 5.3 VCTA manual layouts evaluation................... 84 5.3.1 32-bit adders evaluation.................... 85 5.3.2 Delay-locked loop evaluation ................. 90 5.4 Conclusion ............................... 97 6 VCTA Automation 99 6.1 VCTA Physical Design Flow......................100 6.1.1 Flow overview .........................100 6.1.2 VCTA Grouping ........................101 6.1.3 VCTA Place ..........................114 6.1.4 VCTA Routing.........................115 6.1.5 VCTA Layout Generation and Verification . 123 6.2 Results and Simulations........................125 6.2.1 Manual VCTA versus Automatic VCTA Flow . 125 6.2.2 Standard Flow versus VCTA Flow . 125 6.3 Conclusion ...............................130 7 FOCSI Layout Regularity Metric 133 7.1 FOCSI formulation...........................134 7.1.1 Problem Statement.......................134 7.1.2 Layout Regularity Definition . 135 iv CONTENTS 7.1.3 FOCSI Proposal ........................136 7.1.4 Single Layout Layer FOCSI..................137 7.1.5 Complete Layout FOCSI ...................137 7.2 FOCSI for single layers.........................138 7.2.1 Granularities considered....................138 7.2.2 ISCAS'85 layout results....................138 7.3 FOCSI for the complete layout ....................144 7.3.1 FOCSI Layout Area sizing selection . 145 7.3.2 ISCAS'85 layout results....................146 7.4 FOCSI regularity and variability ...................148 7.4.1 Variability model........................148 7.4.2 ISCAS'85 layout results....................150 7.5 Conclusion ...............................152 8 Conclusion 155 8.1 Summary of contributions.......................156 8.2 Future works ..............................157 Bibliography 161 List of Figures 169 List of Tables 172 Acknowledgments The thesis started thanks to the collaboration project \Variations-Aware Cir- cuit Designs for Microprocessors" between the Intel Barcelona Research Cen- ter and the Electronic Engineering Department of the Universitat Polit`ecnica de Catalunya. Then it was supported by the 2008 FI-B 00557 grant from the Generalitat de Catalunya and after by the FPU AP2007-04125 grant from the Spanish Ministry of Education and Science, the European Community's Seventh Framework Programme (FP7/2007-2013) under grant agreement number 248538 (Synaptic project) and by MODERN project of the Spanish Ministry of Science and Innovation (ENIAC-120003 and PLE2009-0024). I would like also to thank the HiPICS research group (SGR 1497) from the Electronic Engineering Department and the ARCO research group (SGR 1250) from the Computer Architecture Department, both from the Universitat Polit`ecnicade Catalunya, the Barcelona Supercomputing Center, and the Centre Suisse d'Electronique´ et de Microtechnique (CSEM), from Neuch^atelin Switzer- land, that helped me during my thesis. v Abstract In nowadays nanometer technology nodes, the semiconductor industry has to deal with the new challenges associated to technology scaling. On one hand, process developers face increasing manufacturing cost and variability, but also decreasing manufacturing yield. On the other hand, circuit designers and elec- tronic design automation (EDA) developers have to reduce design turnaround time and provide the tools to cope with increasing design complexity and reduce the time-to-market. In this scenario, closer collaboration between all the actors involved is required. New approaches considering both design and manufacturing need to be explored. These are the so called design for manufacturability (DFM) techniques. A DFM trend that is becoming dominant is to make circuit layouts more regular and repetitive. The regular layout fabrics are based on the configuration of a simplified mask set, therefore reducing the manufacturing cost. Moreover, a reduced number of layout patterns is used, allowing better process variabil- ity control and optimization. Hence, regularity reduces layout complexity and therefore design complexity, allowing faster time-to-market. In this thesis, we explore forcing maximum layout regularity focusing on future technology nodes, with increasing design and manufacturability issues, where we expect layout regularity to be mandatory. With this objective, we have developed a new regular layout fabric called Via-Configurable Transistor Array (VCTA). The physical design is fully explained involving layout and geometrical vii viii ABSTRACT considerations for transistors and interconnects. Initially, VCTA layouts developed manually have been evaluated in terms of manufacturability, but also in terms of area, energy and delay. For digital design, 32-bit binary adders designed with VCTA have been compared to standard cell layouts. For analog design, a delay-locked loop design using VCTA has been compared to its full custom version. We have also developed a physical synthesis tool that allows us to obtain VCTA circuit layouts in an automated way. Developing our own automation tool lets us controlling all the decisions made during the physical design flow to ensure that maximum layout regularity is respected. In this case the work is based on several algorithms, for instance for routing, that we have oriented to the area optimization of the layouts. Finally, in order to demonstrate the benefits of layout regularity, we have proposed a new layout regularity metric called Fixed Origin Corner Square In- spection (FOCSI). It is based on the geometrical inspection of the patterns in the layouts and it allows designers to compare regularity of designs but also how their regularity will impact their manufacturability. The FOCSI layout analysis tool can be used to optimize manufacturability. Chapter 1 Introduction Integrated circuits are more and more present in our life. From personal com- puters to smart-phones, or hidden electronics in cars, we are all using integrated circuits in our daily life. There are infinite examples. As layout minimum fea- ture sizes shrink, more elements can be integrated in a single chip allowing new applications and capabilities. However, this is a challenging trend that requires enormous efforts from the semiconductor industry including manufacturers, de- signers and electronic design automation (EDA) developers. In section 1.1 we first present an historical overview of technology scaling. Then, in section 1.2 we explain the integrated circuit manufacturing flow. In section
Load more

Recommended publications
  • Electronic Circuit Design and Component Selecjon
    Electronic circuit design and component selec2on Nan-Wei Gong MIT Media Lab MAS.S63: Design for DIY Manufacturing Goal for today’s lecture • How to pick up components for your project • Rule of thumb for PCB design • SuggesMons for PCB layout and manufacturing • Soldering and de-soldering basics • Small - medium quanMty electronics project producMon • Homework : Design a PCB for your project with a BOM (bill of materials) and esMmate the cost for making 10 | 50 |100 (PCB manufacturing + assembly + components) Design Process Component Test Circuit Selec2on PCB Design Component PCB Placement Manufacturing Design Process Module Test Circuit Selec2on PCB Design Component PCB Placement Manufacturing Design Process • Test circuit – bread boarding/ buy development tools (breakout boards) / simulaon • Component Selecon– spec / size / availability (inventory! Need 10% more parts for pick and place machine) • PCB Design– power/ground, signal traces, trace width, test points / extra via, pads / mount holes, big before small • PCB Manufacturing – price-Mme trade-off/ • Place Components – first step (check power/ground) -- work flow Test Circuit Construc2on Breadboard + through hole components + Breakout boards Breakout boards, surcoards + hookup wires Surcoard : surface-mount to through hole Dual in-line (DIP) packaging hap://www.beldynsys.com/cc521.htm Source : hap://en.wikipedia.org/wiki/File:Breadboard_counter.jpg Development Boards – good reference for circuit design and component selec2on SomeMmes, it can be cheaper to pair your design with a development
    [Show full text]
  • Introduction to ASIC Design
    ’14EC770 : ASIC DESIGN’ An Introduction Application - Specific Integrated Circuit Dr.K.Kalyani AP, ECE, TCE. 1 VLSI COMPANIES IN INDIA • Motorola India – IC design center • Texas Instruments – IC design center in Bangalore • VLSI India – ASIC design and FPGA services • VLSI Software – Design of electronic design automation tools • Microchip Technology – Offers VLSI CMOS semiconductor components for embedded systems • Delsoft – Electronic design automation, digital video technology and VLSI design services • Horizon Semiconductors – ASIC, VLSI and IC design training • Bit Mapper – Design, development & training • Calorex Institute of Technology – Courses in VLSI chip design, DSP and Verilog HDL • ControlNet India – VLSI design, network monitoring products and services • E Infochips – ASIC chip design, embedded systems and software development • EDAIndia – Resource on VLSI design centres and tutorials • Cypress Semiconductor – US semiconductor major Cypress has set up a VLSI development center in Bangalore • VDAT 2000 – Info on VLSI design and test workshops 2 VLSI COMPANIES IN INDIA • Sandeepani – VLSI design training courses • Sanyo LSI Technology – Semiconductor design centre of Sanyo Electronics • Semiconductor Complex – Manufacturer of microelectronics equipment like VLSIs & VLSI based systems & sub systems • Sequence Design – Provider of electronic design automation tools • Trident Techlabs – Power systems analysis software and electrical machine design services • VEDA IIT – Offers courses & training in VLSI design & development • Zensonet Technologies – VLSI IC design firm eg3.com – Useful links for the design engineer • Analog Devices India Product Development Center – Designs DSPs in Bangalore • CG-CoreEl Programmable Solutions – Design services in telecommunications, networking and DSP 3 Physical Design, CAD Tools. • SiCore Systems Pvt. Ltd. 161, Greams Road, ... • Silicon Automation Systems (India) Pvt. Ltd. ( SASI) ... • Tata Elxsi Ltd.
    [Show full text]
  • Digital Design Flow Techniques and Circuit Design for Thin-Film Transistors
    Printed by Tryckeriet i E-huset, Lund 2020 Printed by Tryckeriet SUMAN BALAJI Digital Design Flow Techniques and Circuit Design for Thin-Film Transistors SUMAN BALAJI MASTER´S THESIS Digital Design Flow Techniques and Circuit Design for Thin-Film Transistors for Thin-Film Design and Circuit Flow Design Techniques Digital DEPARTMENT OF ELECTRICAL AND INFORMATION TECHNOLOGY FACULTY OF ENGINEERING | LTH | LUND UNIVERSITY Series of Master’s theses Department of Electrical and Information Technology LUND 2020 LU/LTH-EIT 2020-770 http://www.eit.lth.se Digital Design Flow Techniques and Circuit Design for Thin-Film Transistors Suman Balaji [email protected] Department of Electrical and Information Technology Lund University Academic Supervisor: Joachim Rodrigues Supervisor: Hikmet Celiker Examiner: Pietro Andreani June 18, 2020 © 2020 Printed in Sweden Tryckeriet i E-huset, Lund Abstract Thin-Film Transistor (TFT) technology refers to process and manufacture tran- sistors, circuits, Integrated circuits (ICs) using thin-film organic or metal-oxide semiconductors on different substrates, such as flexible plastic foils and rigid glass substrates. TFT technology is attractive and used for applications requiring flexible, ultra- thin ICs to enable seamless integration into devices. TFT technology shows great potential to be an enabling technology for Internet of Things (IoT) applications. TFT is currently used and a dominant technology for switching circuits in flat- panel displays and are the main candidates for IoT applications in the near future because of its flexible structure, low cost. It is possible to design different kinds of Application-specific integrated circuits (ASIC) with flexible TFTs. Logic gates are considered as the basic building blocks of a digital circuit.
    [Show full text]
  • Analog Integrated Circuit Design, 2Nd Edition
    ffirs.fm Page iv Thursday, October 27, 2011 11:41 AM ffirs.fm Page i Thursday, October 27, 2011 11:41 AM ANALOG INTEGRATED CIRCUIT DESIGN Tony Chan Carusone David A. Johns Kenneth W. Martin John Wiley & Sons, Inc. ffirs.fm Page ii Thursday, October 27, 2011 11:41 AM VP and Publisher Don Fowley Associate Publisher Dan Sayre Editorial Assistant Charlotte Cerf Senior Marketing Manager Christopher Ruel Senior Production Manager Janis Soo Senior Production Editor Joyce Poh This book was set in 9.5/11.5 Times New Roman PSMT by MPS Limited, a Macmillan Company, and printed and bound by RRD Von Hoffman. The cover was printed by RRD Von Hoffman. This book is printed on acid free paper. Founded in 1807, John Wiley & Sons, Inc. has been a valued source of knowledge and understanding for more than 200 years, helping people around the world meet their needs and fulfill their aspirations. Our company is built on a foundation of principles that include responsibility to the communities we serve and where we live and work. In 2008, we launched a Corporate Citizenship Initiative, a global effort to address the environmental, social, economic, and ethical challenges we face in our business. Among the issues we are addressing are carbon impact, paper specifications and procurement, ethical conduct within our business and among our vendors, and community and charitable support. For more information, please visit our website: www.wiley.com/go/citizenship. Copyright © 2012 John Wiley & Sons, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except as permitted under Sections 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc.
    [Show full text]
  • The Effects of Globalization on the Fashion Industry– Maísa Benatti
    ACKNOLEDGMENTS Thank you my dear parents for raising me in a way that I could travel the world and have experienced different cultures. My main motivation for this dissertation was my curiosity to understand personal and professional connections throughout the world and this curiosity was awakened because of your emotional and financial incentives on letting me live away from home since I was very young. Mae and Ingo, thank you for not measuring efforts for having me in Portugal. I know how hard it was but you´d never said no to anything I needed here. Having you both in my life makes everything so much easier. I love you more than I can ever explain. Pai, your time here in Portugal with me was very important for this masters, thank you so much for showing me that life is not a bed of roses and that I must put a lot of effort on the things to make them happen. I could sew my last collection because of you, your patience and your words saying “if it was easy, it wouldn´t be worth it”. Thank you to my family here in Portugal, Dona Teresinha, Sr. Eurico, Erica, Willian, Felipe, Daniel, Zuleica, Emanuel, Vitória and Artur, for understanding my absences in family gatherings because of the thesis and for always giving me support on anything I need. Dona Teresinha and Sr. Eurico, thank you a million times for helping me so much during this (not easy) year of my life. Thank you for receiving me at your house as if I were your child.
    [Show full text]
  • An Automated Flow for Integrating Hardware IP Into the Automotive Systems Engineering Process
    An Automated Flow for Integrating Hardware IP into the Automotive Systems Engineering Process Jan-Hendrik Oetjens Ralph Görgen Joachim Gerlach Wolfgang Nebel Robert Bosch GmbH OFFIS Institute Robert Bosch GmbH Carl v. Ossietzky University AE/EIM3 R&D Division Transportation AE/EIM3 Embedded Hardware-/ Postfach 1342 Escherweg 2 Postfach 1342 Software-Systems 72703 Reutlingen 26121 Oldenburg 72703 Reutlingen 26111 Oldenburg Jan-Hendrik.Oetjens Ralph.Goergen Joachim.Gerlach nebel@informatik. @de.bosch.com @offis.de @de.bosch.com uni-oldenburg.de Abstract during system integration is possible in an earlier stage of the systems engineering process. This contribution shows and discusses the require- Most of the companies’ system development processes ments and constraints that an industrial engineering follow – at least, in their basic principals – the well- process defines for the integration of hardware IP into known V model [1]. In our specific case, there is running the system development flow. It describes the developed an additional boundary through that V model. It partitions strategy for automating the step of making hardware de- the process steps into tasks to be done within our semi- scriptions available in a MATLAB/Simulink based system conductor division and tasks to be done within the corre- modeling and validation environment. It also explains the sponding system divisions (see Figure 1). The prior men- transformation technique on which that strategy is based. tioned acts as a supplier of the hardware parts of the over- An application of the strategy is shown in terms of an all system for the latter. Such boundaries also exist in industrial automotive electronic hardware IP block.
    [Show full text]
  • Design for Manufacturing (Dfm) in Submicron Vlsi Design
    DESIGN FOR MANUFACTURING (DFM) IN SUBMICRON VLSI DESIGN A Dissertation by KE CAO Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY August 2007 Major Subject: Computer Engineering DESIGN FOR MANUFACTURING (DFM) IN SUBMICRON VLSI DESIGN A Dissertation by KE CAO Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY Approved by: Chair of Committee, Jiang Hu Committee Members, Weiping Shi Duncan Walker Vivek Sarin Head of Department, Costas N. Georghiades August 2007 Major Subject: Computer Engineering iii ABSTRACT Design for Manufacturing (DFM) in Submicron VLSI Design. (August 2007) Ke Cao, B.S., University of Science and Technology of China; M.S., University of Minnesota Chair of Advisory Committee: Dr. Jiang Hu As VLSI technology scales to 65nm and below, traditional communication between design and manufacturing becomes more and more inadequate. Gone are the days when designers simply pass the design GDSII file to the foundry and expect very good man- ufacturing and parametric yield. This is largely due to the enormous challenges in the manufacturing stage as the feature size continues to shrink. Thus, the idea of DFM (Design for Manufacturing) is getting very popular. Even though there is no universally accepted definition of DFM, in my opinion, one of the major parts of DFM is to bring manufacturing information into the design stage in a way that is understood by designers. Consequently, designers can act on the information to improve both manufacturing and parametric yield.
    [Show full text]
  • A General CAD Concept and Design Framework Architecture for Integrated Microsystems^
    Transactions on the Built Environment vol 12, © 1995 WIT Press, www.witpress.com, ISSN 1743-3509 A general CAD concept and design framework architecture for integrated microsystems^ A. Poppe," J.M. Kararn,*) K. Hoffmann," M. Rencz/ B. Courtois,^ M. Glesner/V. Szekely" "Technical University of Budapest, Department of Electron Devices, H-1521 Budapest, Hungary *77M4/77MC, 46 av. F ^bZ/eA F-J&OJ7 GrgMo6/g Ce^x, France *THDarmstadt, Institute of Microelectronic Systems, D-64283 Darmstadt, Germany Abstract Besides foundry facilities, CAD-tools are also required to move microsystems from research prototypes to an industrial market. CAD tools of microelectronics have been developed for more than 20 years, both in the field of circuit design tools and in the area of TCAD tools. Usually a microelectronics engineer is involved only in one side of the design: either he deals with application design or he is par- ticipating in the manufacturing design, but not in both. This is one point that is to be followed in case of microsystem design, if higher level of design productivity is expected. Another point is that certain standards should also be established in case of microsystem design too: based on selected technologies a set of stan- dard components should be pre-designed and collected in a standard component library. This component library should be available from within microsystem de- sign frameworks which might be well established by a proper configuration and extension of existing 1C design frameworks. A very important point is the devel- opment of proper simulation models of microsystem components that are based on e.g.
    [Show full text]
  • Circuit System Design Cards: a System Design Methodology for Circuits Courses Based on Thévenin Equivalents Neil E
    Circuit System Design Cards: a system design methodology for circuits courses based on Thévenin equivalents Neil E. Cotter, Member, IEEE, and Cynthia Furse, Fellow, IEEE Abstract—The Circuit System Design cards described here signal being processed in the system design is the Thévenin allow students to design complete circuits with sensors and op- equivalent voltage rather than the circuit output voltage per se. amps by laying down a sequence of cards. The cards teach Furthermore, the Thévenin equivalent may be extended from students several important concepts: system design, Thevénin one card to the next, moving left-to-right, with pre-calculated equivalents, input/output resistance, and op-amp formulas. formulas. Students may design circuits by viewing them as combinations of system building blocks portrayed on one side of the cards. The This paper discusses how the cards are used and the theory other side of each card shows a circuit schematic for the building on which they are based. The next section discusses one card block. Thevénin equivalents are the crucial ingredient in tying in detail, and the following section discusses a two-card the circuits to the building blocks and vice versa. system. The final sections catalog the symbols incorporated on the cards and the entire set of card images. Index Terms—Linear, circuit, system design, cards, Thevénin equivalent II ONE-CARD EXAMPLE I INTRODUCTION One side of each CSD card shows a system view of how the card processes its input signal. Fig. 1(a) shows the system HE deck of 32 Circuit System Design (CSD) cards allows side of the Voltage Reference card that produces an output users to design complete circuits by laying down cards in T voltage, v , from a power supply voltage, V .
    [Show full text]
  • Design for Manufacturability and Reliability in Extreme-Scaling VLSI
    SCIENCE CHINA Information Sciences . REVIEW . June 2016, Vol. 59 061406:1–061406:23 Special Focus on Advanced Microelectronics Technology doi: 10.1007/s11432-016-5560-6 Design for manufacturability and reliability in extreme-scaling VLSI Bei YU1,2 , Xiaoqing XU2 , Subhendu ROY2,3 ,YiboLIN2, Jiaojiao OU2 &DavidZ.PAN2 * 1CSE Department, The Chinese University of Hong Kong, NT Hong Kong, China; 2ECE Department, University of Texas at Austin, Austin, TX 78712,USA; 3Cadence Design Systems, Inc., San Jose, CA 95134,USA Received December 14, 2015; accepted January 18, 2016; published online May 6, 2016 Abstract In the last five decades, the number of transistors on a chip has increased exponentially in accordance with the Moore’s law, and the semiconductor industry has followed this law as long-term planning and targeting for research and development. However, as the transistor feature size is further shrunk to sub-14nm nanometer regime, modern integrated circuit (IC) designs are challenged by exacerbated manufacturability and reliability issues. To overcome these grand challenges, full-chip modeling and physical design tools are imperative to achieve high manufacturability and reliability. In this paper, we will discuss some key process technology and VLSI design co-optimization issues in nanometer VLSI. Keywords design for manufacturability, design for reliability, VLSI CAD Citation Yu B, Xu X Q, Roy S, et al. Design for manufacturability and reliability in extreme-scaling VLSI. Sci China Inf Sci, 2016, 59(6): 061406, doi: 10.1007/s11432-016-5560-6 1 Introduction Moore’s law, which is named after Intel co-founder Gordon Moore, predicts that the density of transistor on integrated circuits (ICs) roughly doubles every two years.
    [Show full text]
  • Chapter 8 – Timing Closure VLSI Physical Design
    © KLMH Chapter 8 – Timing Closure VLSI Physical Design: From Graph Partitioning to Timing Closure Original Authors: Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 8: Timing Closure 1 Lienig Chapter 8 – Timing Closure © KLMH 8.1 Introduction 8.2 Timing Analysis and Performance Constraints 8.2.1 Static Timing Analysis 8.2.2 Delay Budgeting with the Zero-Slack Algorithm 8.3 Timing-Driven Placement 8.3.1 Net-Based Techniques 8.3.2 Embedding STA into Linear Programs for Placement 8.4 Timing-Driven Routing 8.4.1 The Bounded-Radius, Bounded-Cost Algorithm 8.4.2 Prim-Dijkstra Tradeoff 8.4.3 Minimization of Source-to-Sink Delay 8.5 Physical Synthesis 8.5.1 Gate Sizing 8.5.2 Buffering 8.5.3 Netlist Restructuring 8.6 Performance-Driven Design Flow 8.7 Conclusions VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 8: Timing Closure 2 Lienig 8.1 Introduction © KLMH System Specification Partitioning Architectural Design ENTITY test is port a: in bit; end ENTITY test; Functional Design Chip Planning and Logic Design Circuit Design Placement Physical Design Clock Tree Synthesis Physical Verification DRC and Signoff LVS Signal Routing ERC Fabrication Timing Closure Packaging and Testing Chip VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 8: Timing Closure 3 Lienig 8.1 Introduction © KLMH • IC layout must satisfy geometric constraints and timing constraints − Setup (long-path) constraints − Hold (short-path) constraints • Chip designers must complete timing closure − Optimization process that meets timing constraints − Integrates point optimizations discussed in previous chapters, e.g., placement and routing, with specialized methods to improve circuit performance VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 8: Timing Closure 4 Lienig 8.1 Introduction © KLMH Components of timing closure covered in this lecture: • Timing-driven placement (Sec.
    [Show full text]
  • A Design & Verification Methodology for Networked Embedded Systems
    Francesco Stefanni A Design & Verification Methodology for Networked Embedded Systems Ph.D. Thesis April 7, 2011 Università degli Studi di Verona Dipartimento di Informatica Advisor: Prof. Franco Fummi Co-Advisor: Assistant Professor Davide Quaglia Series N◦: TD-04-11 Università di Verona Dipartimento di Informatica Strada le Grazie 15, 37134 Verona Italy Γνωθι˜ σǫαυτoν,´ ǫνˇ o´ιδα oτιˇ oυδ´ ǫν` o´ιδα. Abstract Nowadays, Networked Embedded Systems (NES’s) are a pervasive technology. Their use ranges from communication, to home automation, to safety critical fields. Their increas- ing complexity requires new methodologies for efficient design and verification phases. This work presents a generic design flow for NES’s, supported by the implementation of tools for its application. The design flow exploits the SystemC language, and consid- ers the network as a design space dimension. Some extensions to the base methodology have been performed to consider the presence of a middleware as well as dependabil- ity requirements. Translation tools have been implemented to allow the adoption of the proposed methodology with designs written in other HDL’s. Contents 1 Introduction ................................................... ..... 1 1.1 Thesisstructure ................................. ................ 5 2 Background ................................................... ..... 7 2.1 Networked Embedded Systems . ............ 7 2.1.1 Communicationprotocols ........................ .......... 8 2.2 SystemLevelDesign ............................... ............
    [Show full text]