DOCSLIB.ORG

SOLUTION BRIEF Intel Cluster Ready and the Intel Xeon Processor

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
SOLUTION BRIEF Intel Cluster Ready and the Intel Xeon Processor S O L U T I O N BRIEF Intel Cluster Ready and the Intel Xeon Processor 5500 Series: A Dynamic Duo for Broadening HPC Cluster Adoption Sponsored by: Intel Corporation Steve Conway Richard Walsh Jie Wu April 2009 EXECUTIVE SUMMARY Intel's new Intel Xeon processor 5500 series, formerly known as Nehalem, has the turbo-charged specs, especially for bandwidth, that should allow it to drive sustained performance advances on a wide range of high-performance computing (HPC) applications. The challenge is harnessing this newfound power in the context of HPC clusters, which distribute processing power across a set of independent computers that are linked together by a mix of software and networking technologies from different vendors. Taming HPC cluster complexity is especially daunting for newer HPC users and those considering first-time migration to HPC from desktop computers. These users typically lack access to in-house HPC experts, and they buy systems priced below $250,000 (IDC's HPC workgroup and departmental segments). They are an important source of HPC market growth, and vendors that want to broaden HPC cluster adoption and usage need to address the "ease-of-everything" requirements of this important group of users. Intel had this goal in mind when it launched the Intel Cluster Ready (ICR) program in 2007 with two other founding vendors. The number of ICR vendor members has grown to more than 150 in the relatively short time since then, testifying to the growing appeal of reference architectures as a means of alleviating cluster complexity. ICR is not the only cluster reference architecture in the HPC market, but it is the best-known one and has built the largest contingent of OEM and software partners. Not surprisingly, Intel and its ICR partners began preparing for the Intel Xeon processor 5500 series' arrival some time ago. Thanks to that programmatic foresight, HPC users — and desktop users aspiring to HPC — will be able to exploit the Intel Xeon processor 5500 series' advanced capabilities on ICR-compliant (i.e., preintegrated, pretested) cluster platforms from a variety of OEMs as soon as these Intel Xeon 5500 processor-based systems reach the marketplace. Global Headquarters: 5 Speen Street Framingham, MA 01701 USA P.508.872.8200 F.508.935.4015 www.idc.com F.508.935.4015 P.508.872.8200 01701 Global Framingham,USA Street Headquarters:MA 5 Speen In sum, the combination of ICR and the Intel Xeon processor 5500 series has the potential to become a powerful catalyst for expanding worldwide HPC adoption and use. SITUATION OVERVIEW Barriers to Increased Cluster Adoption and Productivity The Rise of Clusters to HPC Market Dominance A cluster is a set of independent computers linked together by software and networking technologies from multiple vendors. Clusters originated as do-it-yourself HPC systems. In the late 1990s users began employing inexpensive hardware to cobble together scientific computing systems based on the "Beowulf cluster" concept pioneered by Thomas Sterling and Donald Becker at NASA. From their Beowulf origins, clusters have evolved and matured substantially. Clusters have made HPC servers one of the fastest-growing IT markets in recent years, almost single-handedly propelling HPC server revenue past $10 billion in 2007. Primarily due to superior price/performance based on the use of standard technologies, clusters have become the dominant species of HPC servers, capturing 65% of market revenue in 2007 and increasing their share in 2008. IDC predicts that as the worldwide economic downturn causes worldwide HPC server revenue to dip modestly in 2009 before resuming growth in 2010, the aggressive price/performance of clusters will make them even more appealing. An Escalating Problem: Cluster Management and Operational Complexity But clusters have some downsides, too. The system management issues that plagued the early years of clusters remain in force today because clusters are moving targets. Even as vendors have made progress in taming clusters, cluster complexity has raced out ahead of them. The number of processor elements that need to be managed has grown rapidly as processor counts in the average cluster have ballooned and as multicore processors have doubled and quadrupled the elements in each processor. Add to this an expanding variety of applications, libraries, operating system versions and patches, and management tools, and it is not hard to see the source of the difficulty in managing cluster systems. The deployment of clusters in new environments, especially grids, has added to the management challenges. Because HPC clusters are moving targets, users report the same major pain points today that they reported five years ago. Bandwidth Limitations Constrain Application Performance Another notable weakness of HPC clusters has been increasingly poor per-core bandwidth. As standard x86 processors have gone from one to two cores, and then from two to four, they have multiplied their peak performance (flops) without corresponding increases in bandwidth. This dramatic worsening of the bytes/flops ratio has impaired cluster efficiency and productivity by making it more and more difficult to move data into and out of each core fast enough to keep the cores busy, especially for bandwidth-intensive commercial ISV applications. Most HPC ISV applications were originally designed to operate on a single core with relatively strong access to main memory. And although many of these codes have since been modified to scale to a handful of cores, poor per-core bandwidth often seriously constrains their performance. 2 #217715 ©2009 IDC A recent IDC survey revealed that about one in eight HPC sites (12%) had at least some codes whose per-core performance on real-world applications was slower on their newest HPC system than on the prior one — and 50% of the sites said they expected to see this kind of retrograde performance on some codes in the next 12 months. New and Less Experienced Users Require "Ease of Everything" When the Cray-1 supercomputer debuted in 1976, it came with no operating system. Not a problem: The early government customers employed legions of computer scientists who were perfectly capable of writing their own operating system. As the HPC market expanded to new groups of customers lacking this in-house expertise, especially within industry, HPC systems had to become easier to deploy and operate. But HPC system management was never painless, and when clusters arrived to spur unprecedented HPC market growth, management complexity took a decided turn for the worse. Despite this increasing complexity, clusters inaugurated a period of rapid HPC market growth starting in 2001. Recognizing that an important source of this growth was at the entry level, IDC began tracking a new "HPC workgroup" segment for systems (primarily clusters) priced below $100,000. This price band and the HPC departmental segment just above it (systems priced from $100,000 to $249,000) together captured about $5.6 billion in 2008, and IDC predicts their combined revenue will reach $7.6 billion in 2013. Users in these segments are typically found in SMBs or in smaller units of tier 1 firms. They lack access to HPC experts and require systems that provide "ease of everything": purchasing, deployment, and management. In 2007 and 2008, OEMs began aiming more products at these growing segments. Many of these new products are ICR compliant. Waiting behind those who have already migrated from desktop computing to HPC workgroup systems is a large contingent of others who are poised to make this move if barriers are lowered enough. In an IDC study of desktop technical computing users, 57% reported having important problems they could not solve with their desktop computers. A nearly equal percentage (55%) were open to using HPC under the right circumstances. ICR AND THE INTEL XEON PROCESSOR 5500 SERIES: A CATALYST FOR BROADENING HPC ADOPTION AND USE Overview of ICR The Intel Cluster Ready program tackles cluster complexity by offering a reference architecture for Intel-based systems that OEMs can use to certify their configurations and that ISVs can use to test and register their applications. The chief goal of this voluntary compliance program is to ensure fundamental hardware/software integration so that end users can get their work done even in cases where no HPC experts are available to help. ICR is designed to allow overworked IT departments to respond more readily to end users' HPC requirements, enabling SMBs to migrate to clusters from desktop computers and helping large firms to drive HPC further down in the organization. In a nutshell, the ICR program's preintegration aims to enable a much broader group of end users to exploit HPC. ©2009 IDC #217715 3 Intel Xeon Processor 5500 Series Technical Innovations and Benefits Supporting HPC The arrival of Intel Xeon 5500 processors will be welcome news for the worldwide HPC community, from entry-level to high-end users. The Intel Xeon processor 5500 series is designed to provide the per-core bandwidth that has been needed to advance performance on key scientific and engineering applications. In addition, being able to access the capabilities of Intel Xeon 5500 processors in preintegrated, pretested, ICR-compliant clusters from a variety of OEMs should facilitate first-time HPC adoption, along with increased usage among newer, less experienced HPC users. Intel Xeon Processor 5500 Series Innovations Among Intel Xeon processor 5500 series innovations, those most important to HPC clusters include the following: The Intel QuickPath Interconnect (QPI) replaces the front-side bus and promises to greatly speed up point-to-point communication. The integrated memory controller provides direct (rather than mediated) access to up to three memory channels of DDR3 SDRAM. Intel Xeon 5500 processors are designed to reduce energy use by about 30%. Intel Xeon Processor 5500 Series Benefits for HPC Better Application Performance The Intel Xeon processor 5500 series' biggest benefits for HPC will be bandwidth, bandwidth, and bandwidth — because there has been such a dearth of it in recent years.
Load more

Recommended publications
  • GPU Developments 2018
    GPU Developments 2018 2018 GPU Developments 2018 © Copyright Jon Peddie Research 2019. All rights reserved. Reproduction in whole or in part is prohibited without written permission from Jon Peddie Research. This report is the property of Jon Peddie Research (JPR) and made available to a restricted number of clients only upon these terms and conditions. Agreement not to copy or disclose. This report and all future reports or other materials provided by JPR pursuant to this subscription (collectively, “Reports”) are protected by: (i) federal copyright, pursuant to the Copyright Act of 1976; and (ii) the nondisclosure provisions set forth immediately following. License, exclusive use, and agreement not to disclose. Reports are the trade secret property exclusively of JPR and are made available to a restricted number of clients, for their exclusive use and only upon the following terms and conditions. JPR grants site-wide license to read and utilize the information in the Reports, exclusively to the initial subscriber to the Reports, its subsidiaries, divisions, and employees (collectively, “Subscriber”). The Reports shall, at all times, be treated by Subscriber as proprietary and confidential documents, for internal use only. Subscriber agrees that it will not reproduce for or share any of the material in the Reports (“Material”) with any entity or individual other than Subscriber (“Shared Third Party”) (collectively, “Share” or “Sharing”), without the advance written permission of JPR. Subscriber shall be liable for any breach of this agreement and shall be subject to cancellation of its subscription to Reports. Without limiting this liability, Subscriber shall be liable for any damages suffered by JPR as a result of any Sharing of any Material, without advance written permission of JPR.
    [Show full text]
  • CTL RFP Proposal
    State of Maine Department of Education in coordination with the National Association of State Procurement Officials PROPOSAL COVER PAGE RFP # 201210412 MULTI-STATE LEARNING TECHNOLOGY INITIATIVE Bidder’s Organization Name: CTL Chief Executive - Name/Title: Erik Stromquist / COO Tel: 800.642.3087 x 212 Fax: 503.641.5586 E-mail: [email protected] Headquarters Street Address: 3460 NW Industrial St. Headquarters City/State/Zip: Portland, OR 97210 (provide information requested below if different from above) Lead Point of Contact for Proposal - Name/Title: Michael Mahanay / GM, Sales & Marketing Tel: 800.642.3087 x 205 Fax: 503.641.5586 E-mail: [email protected] Street Address: 3460 NW Industrial St. City/State/Zip: Portland, OR 97219 Proposed Cost: $294/yr. The proposed cost listed above is for reference purposes only, not evaluation purposes. In the event that the cost noted above does not match the Bidder’s detailed cost proposal documents, then the information on the cost proposal documents will take precedence. This proposal and the pricing structure contained herein will remain firm for a period of 180 days from the date and time of the bid opening. No personnel on the multi-state Sourcing Team or any other involved state agency participated, either directly or indirectly, in any activities relating to the preparation of the Bidder’s proposal. No attempt has been made or will be made by the Bidder to induce any other person or firm to submit or not to submit a proposal. The undersigned is authorized to enter into contractual obligations on behalf of the above-named organization.
    [Show full text]
  • Mass-Producing Your Certified Cluster Solutions
    Mass-Producing Your Certified Cluster Solutions White Paper The Intel® Cluster Ready program is designed to help you make the most of your engineering Intel® Cluster Ready resources. The program enables you to sell several different types of clusters from each solution High-Performance you design, by varying the hardware while maintaining the same software stack. You can gain a Computing broader range of cluster products to sell without engineering each one “from scratch.” As long as the software stack remains the same and works on each one of the hardware configurations, you can be confident that your clusters will interoperate with registered Intel Cluster Ready applications. Your customers can purchase your clusters with that same confidence, knowing they’ll be able to get their applications up and running quickly on your systems. Intel® Cluster Ready: Mass-Producing Your Certified Cluster Solutions Table of Contents Overview of Production-Related Activities � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � 3 Creating and certifying recipes � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � 3 Maintaining recipes � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � 3 Mass-producing recipes � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � �
    [Show full text]
  • NVM Express and the PCI Express* SSD Revolution SSDS003
    NVM Express and the PCI Express* SSD Revolution Danny Cobb, CTO Flash Memory Business Unit, EMC Amber Huffman, Sr. Principal Engineer, Intel SSDS003 Agenda • NVM Express (NVMe) Overview • New NVMe Features in Enterprise & Client • Driver Ecosystem for NVMe • NVMe Interoperability and Plugfest Plans • EMC’s Perspective: NVMe Use Cases and Proof Points The PDF for this Session presentation is available from our Technical Session Catalog at the end of the day at: intel.com/go/idfsessions URL is on top of Session Agenda Pages in Pocket Guide 2 Agenda • NVM Express (NVMe) Overview • New NVMe Features in Enterprise & Client • Driver Ecosystem for NVMe • NVMe Interoperability and Plugfest Plans • EMC’s Perspective: NVMe Use Cases and Proof Points 3 NVM Express (NVMe) Overview • NVM Express is a scalable host controller interface designed for Enterprise and client systems that use PCI Express* SSDs • NVMe was developed by industry consortium of 80+ members and is directed by a 13-company Promoter Group • NVMe 1.0 was published March 1, 2011 • Product introductions later this year, first in Enterprise 4 Technical Basics • The focus of the effort is efficiency, scalability and performance – All parameters for 4KB command in single 64B DMA fetch – Supports deep queues (64K commands per Q, up to 64K queues) – Supports MSI-X and interrupt steering – Streamlined command set optimized for NVM (6 I/O commands) – Enterprise: Support for end-to-end data protection (i.e., DIF/DIX) – NVM technology agnostic 5 NVMe = NVM Express NVMe Command Execution 7 1
    [Show full text]
  • System Design for Telecommunication Gateways
    P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come SYSTEM DESIGN FOR TELECOMMUNICATION GATEWAYS Alexander Bachmutsky Nokia Siemens Networks, USA A John Wiley and Sons, Ltd., Publication P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come SYSTEM DESIGN FOR TELECOMMUNICATION GATEWAYS P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come SYSTEM DESIGN FOR TELECOMMUNICATION GATEWAYS Alexander Bachmutsky Nokia Siemens Networks, USA A John Wiley and Sons, Ltd., Publication P1: OTE/OTE/SPH P2: OTE FM BLBK307-Bachmutsky August 30, 2010 15:13 Printer Name: Yet to Come This edition first published 2011 C 2011 John Wiley & Sons, Ltd Registered office John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com. The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.
    [Show full text]
  • Accelerate Your AI Journey with Intel
    Intel® AI Workshop 2021 Accelerate Your AI Journey with Intel Laurent Duhem – HPC/AI Solutions Architect ([email protected]) Shailen Sobhee - AI Software Technical Consultant ([email protected]) Notices and Disclaimers ▪ Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. ▪ No product or component can be absolutely secure. ▪ Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit http://www.intel.com/benchmarks . ▪ Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/benchmarks . ▪ Intel® Advanced Vector Extensions (Intel® AVX) provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at http://www.intel.com/go/turbo.
    [Show full text]
  • Extracting and Mapping Industry 4.0 Technologies Using Wikipedia
    Computers in Industry 100 (2018) 244–257 Contents lists available at ScienceDirect Computers in Industry journal homepage: www.elsevier.com/locate/compind Extracting and mapping industry 4.0 technologies using wikipedia T ⁎ Filippo Chiarelloa, , Leonello Trivellib, Andrea Bonaccorsia, Gualtiero Fantonic a Department of Energy, Systems, Territory and Construction Engineering, University of Pisa, Largo Lucio Lazzarino, 2, 56126 Pisa, Italy b Department of Economics and Management, University of Pisa, Via Cosimo Ridolfi, 10, 56124 Pisa, Italy c Department of Mechanical, Nuclear and Production Engineering, University of Pisa, Largo Lucio Lazzarino, 2, 56126 Pisa, Italy ARTICLE INFO ABSTRACT Keywords: The explosion of the interest in the industry 4.0 generated a hype on both academia and business: the former is Industry 4.0 attracted for the opportunities given by the emergence of such a new field, the latter is pulled by incentives and Digital industry national investment plans. The Industry 4.0 technological field is not new but it is highly heterogeneous (actually Industrial IoT it is the aggregation point of more than 30 different fields of the technology). For this reason, many stakeholders Big data feel uncomfortable since they do not master the whole set of technologies, they manifested a lack of knowledge Digital currency and problems of communication with other domains. Programming languages Computing Actually such problem is twofold, on one side a common vocabulary that helps domain experts to have a Embedded systems mutual understanding is missing Riel et al. [1], on the other side, an overall standardization effort would be IoT beneficial to integrate existing terminologies in a reference architecture for the Industry 4.0 paradigm Smit et al.
    [Show full text]
  • Fast Setup and Integration of ABAQUS on HPC Linux Cluster and the Study of Its Scalability
    Fast Setup and Integration of ABAQUS on HPC Linux Cluster and the Study of Its Scalability Betty Huang, Jeff Williams, Richard Xu Baker Hughes Incorporated Abstract: High-performance computing (HPC), the massive powerhouse of IT, is now the fastest-growing sector in the industry, especially for the oil and gas industry, which has outpaced other US industries in integrating HPC into its critical business functions. HPC can offer greater capacity and flexibility to allow more advanced data analysis, which usually cannot be handled by individual workstations. In April 2008, Baker Oil Tools installed a Linux Cluster to boost its finite element analysis and computational fluid dynamics application performance. Platform Open Cluster Stack (OCS) has been implemented as cluster and system management software and load-sharing facility for high-performance computing (LSF-HPC) as job scheduler. OCS is a pre-integrated, modular and hybrid software stack that contains open-source software and proprietary products. It is a simple and easy way to rapidly assemble and manage small- to large-scale Linux-based HPC clusters. 1. Introduction of HPC A cluster is a group of linked computers working together closely so they form a single computer. Depending on the function, clusters can be divided into several types: high-availability (HA) cluster, load- balancing cluster, grid computing, and Beowulf cluster (computing). In this paper, we will focus on the Beowulf-type high-performance computing (HPC) cluster. Driven by more advanced simulation project needs and the capability of modern computers, the simulation world relies more and more on HPC. HPC cluster has become the dominating resource in this area.
    [Show full text]
  • Appro Xtreme-X Computers with Mellanox QDR Infiniband
    Intel Cluster Ready Appro Xtreme-X Computers with Mellanox QDR Infiniband AA PP PP RR OO II NN TT EE RR NN AA TT II OO NN AA LL II NN CC Steve Lyness Vice President, HPC Solutions Engineering [email protected] Company Overview :: Corporate Snapshot • Computer Systems manufacturer founded in 1991 • From OEM to branded products and solutions in 2001 – Headquarters in Milpitas, CA – Regional Office in Houston, TX – Global Presence via International Resellers and Partners – Manufacturing and Hardware R&D in Asia – 100+ employees worldwide • Leading developer of high performance servers, clusters and supercomputers. – Balanced Architecture – Delivering a Competitive Edge – Shipped over thousands of clusters and servers since 2001 – Solid Growth from 69.3M in 2006 to 86.5M in 2007 • Target Markets: - Electronic Design Automation - Financial Services - Government / Defense - Manufacturing - Oil & Gas *Source: IDC WW Quarterly PC Tracker SLIDE | 2 SLIDE A P P R O H P C P R E S E N T A T I O N Company Overview :: Why Appro High Performance Computing Expertise – Designing Best in Class Supercomputers Leadership in Price/Performance Energy Efficient Solution Best System Scalability and Manageability High Availability Features SLIDE | 3 SLIDE A P P R O H P C P R E S E N T A T I O N Company Overview :: Our Customers SLIDE | 4 SLIDE A P P R O H P C P R E S E N T A T I O N Company Overview :: Solid Growth +61% Compound Annual Revenue Growth $86.5M $69.3M $33.2M 2005 2006 2007 SLIDE | 5 SLIDE A P P R O H P C P R E S E N T A T I O N HPC Experience ::
    [Show full text]
  • GPU Developments 2017T
    GPU Developments 2017 2018 GPU Developments 2017t © Copyright Jon Peddie Research 2018. All rights reserved. Reproduction in whole or in part is prohibited without written permission from Jon Peddie Research. This report is the property of Jon Peddie Research (JPR) and made available to a restricted number of clients only upon these terms and conditions. Agreement not to copy or disclose. This report and all future reports or other materials provided by JPR pursuant to this subscription (collectively, “Reports”) are protected by: (i) federal copyright, pursuant to the Copyright Act of 1976; and (ii) the nondisclosure provisions set forth immediately following. License, exclusive use, and agreement not to disclose. Reports are the trade secret property exclusively of JPR and are made available to a restricted number of clients, for their exclusive use and only upon the following terms and conditions. JPR grants site-wide license to read and utilize the information in the Reports, exclusively to the initial subscriber to the Reports, its subsidiaries, divisions, and employees (collectively, “Subscriber”). The Reports shall, at all times, be treated by Subscriber as proprietary and confidential documents, for internal use only. Subscriber agrees that it will not reproduce for or share any of the material in the Reports (“Material”) with any entity or individual other than Subscriber (“Shared Third Party”) (collectively, “Share” or “Sharing”), without the advance written permission of JPR. Subscriber shall be liable for any breach of this agreement and shall be subject to cancellation of its subscription to Reports. Without limiting this liability, Subscriber shall be liable for any damages suffered by JPR as a result of any Sharing of any Material, without advance written permission of JPR.
    [Show full text]
  • High Performance Computing
    C R C P R E S S . T A Y L O R & F R A N C I S High Performance Computing A Chapter Sampler www.crcpress.com Contents 1. Overview of Parallel Computing From: Elements of Parallel Computing, by Eric Aubanel 2. Introduction to GPU Parallelism and CUDA From: GPU Parallel Program Development Using CUDA, by Tolga Soyata 3. Optimization Techniques and Best Practices for Parallel Codes From: Parallel Programming for Modern High Performance Computing Systems, by Pawel Czarnul 4. Determining an Exaflop Strategy From: Programming for Hybrid Multi/Manycore MMP Systems, by John Levesque, Aaron Vose 5. Contemporary High Performance Computing From: Contemporary High Performance Computing: From Petascale toward Exascale, by Jeffrey S. Vetter 6. Introduction to Computational Modeling From: Introduction to Modeling and Simulation with MATLAB® and Python, by Steven I. Gordon, Brian Guilfoos 20% Discount Available We're offering you 20% discount on all our entire range of CRC Press titles. Enter the code HPC10 at the checkout. Please note: This discount code cannot be combined with any other discount or offer and is only valid on print titles purchased directly from www.crcpress.com. www.crcpress.com Copyright Taylor & Francis Group. Do Not Distribute. CHAPTER 1 Overview of Parallel Computing 1.1 INTRODUCTION In the first 60 years of the electronic computer, beginning in 1940, computing performance per dollar increased on average by 55% per year [52]. This staggering 100 billion-fold increase hit a wall in the middle of the first decade of this century. The so-called power wall arose when processors couldn't work any faster because they couldn't dissipate the heat they pro- duced.
    [Show full text]
  • Spotlight on Ansys 12.0
    TM EXCELLENCE IN ENGINEERING SIMULATION ADVANTAGEVOLUME III ISSUE 1 2009 SPOTLIGHT ON ANSYS 12.0 FRAMEWORK MULTIPHYSICS HIGH-PERFORMANCE PAGE 6 PAGE 11 COMPUTING PAGE 25 EDITORIAL Engineering Simulation: t pa Needed Now © iStockphoto.com/Atra More Than Ever In a tough economy, forward-thinking companies are investing in leading-edge simulation technology to drive top-line revenue growth and bottom-line savings. Time and cost benefits of engineering simulation are this simulation method has the potential to reduce crack well documented. Predicting product performance and growth analysis time by over 90 percent compared determining optimal solutions early in the design phase help with manual methods. The productivity gain will enable to avoid late-stage problems and to eliminate trial-and-error engineers to analyze more designs annually, thus keeping testing cycles that drive up costs and bog down schedules. up with increased demand for turbochargers around the Simulation enables engineers to perform what-if studies world and strengthening the company’s leadership and to compare alternatives, processes that otherwise position in this competitive industry sector. would be impractical. Indeed, bottom-line savings are The prediction method is based on improved fracture one key benefit that prompts most companies to implement mechanics capabilities for calculating J integrals, one of simulation, and are most readily quantified in return-on- the many enhancements in ANSYS 12.0. Previewed in the investment calculations. Spotlight section of this issue, the release is a milestone A second, and potentially greater, benefit is boosting for the software supplier and a huge step forward for the top-line revenue growth.
    [Show full text]