DOCSLIB.ORG

Architecture Level Modelling

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Architecture Level Modelling Architecture level modelling Ramon Canal NCD - Master MIRI NCD - Master MIRI 1 How Power Estimation is Addressed Power reduction Power analysis Software-level opportunities iteration times design Software level 10-20X Software-level Power models seconds - minutes power analysis for software-level System level components Arch optimizations Architecture level 2-5X minutes - hours Architecture-level power analysis Power models for Logic level macroblocks and control logic Transistor level 20 - 50% Logic synthesis Increasing power savings Increasing power hours - days Layout level Decreasing design iteration times Logic-level Power models power analysis for gates, cells, and nets days Levels of the execution flow Layout Transistor-level/ Layout synthesis Transistor Good Logic speed/accuracy trade-off Transistor-level Transistor models, power analysis wire models Arch Sys Estimation Time Sw seconds 5% 30% Accuracy Agenda • Introduction • Using Hardware Counters – Based on PARAPET group work (Princeton) • Architecture Simulation • Statistical sampling • Related Work • Conclusions Advantages of Hdw Counters • Power Models reflecting modern processors – Clock gating, power – Voltage regulation, di/dt • Need for Fast-Realtime Modeling and Measurement to observe long time periods – Thermal time constants: O(s) – Not feasible even with architecural simulators • i.e.: 1s of real run ~5 x IPC hrs of WATTCH simulation • Need live, run-time power/thermal measures – Dynamic Thermal Management – Power-Aware OS & Systems control 4 Where all this is useful? • Measurement/Modeling for microarchitectural details • Compiler level power – SW power profiling • Power Aware OS – Dynamic power/thermal/March. Configuration • Dynamic memory allocate, Process cruise control, etc. • Demonstrates modern processor power • Need for speed! Long Timescales, thermal constants • Identify program phases w/o knowledge of code, no basic block info whatsoever • Program signatures for detailed simulation, say: “power points rather than simpoints” 5 INTRODUCTION • Runtime processor power – Measurement with HW – Estimation with Performance counters • CPU Unit Power Breakdowns • Runtime verification • Processor thermal modeling • Power Phase Behavior of programs • Mapping between power behavior and program structure 6 THE BIG PICTURE Performance Real Power Program Monitoring Measurement Profiling Bottom line… To Estimate Power Program Modeling Structure component power & temperature breakdowns for P4 at runtime… To analyze how power Thermal Power phase behavior Modeling Phases relates to program structure 7 Agenda • Performance Monitoring Performance Real Power – P4 Performance Counters Monitoring Measurement – Performance Reader LKM • Real Power Measurement – P4 Power Measurement Setup –Examples • Power Modeling Power – P4 Power Model Modeling – Model + Measurement Sync Setup, Verification • Thermal Modeling – Brief Thermal Model Intro Thermal – Ppro Thermal Model Results Modeling 8 Bonus Material • Power Phase Behavior Program – Similarity Based on Power Vectors Profiling – Identifying similar program regions • Profiling Execution Flow – Sampling process’ execution Power Program –“PCsampler” LKM Modeling Structure • Program Structure – Execution vs. Code space – Power Phases Exec. Phases • <OR VICE VERSA> Power Phases 9 Performance Monitoring • Related Work • Performance Monitoring Performance Real Power – P4 Performance Counters Monitoring Measurement – Performance Reader LKM • Real Power Measurement – P4 Power Measurement Setup –Examples • Power Modeling Power – P4 Power Model Modeling – Model + Measurement Sync Setup, Verification • Thermal Modeling – Refined Thermal Model Thermal – Ex: Ppro Thermal Model Modeling 10 Live CPU Performance Monitoring with Hardware Counters • Most CPUs have hardware performance counters • P4 Performance Monitoring HW: – 18 Event Counters – 18 Counter Configuration Control Registers • Configure how to count – 45 Event Selection Control Registers • Configure what to count – Additional Control Registers 11 Our Event-Counter: Performance Reader • Performance Reader implemented as Linux Loadable Kernel Module – Implements 6 syscalls: • select_events() • reset_event_counter() • start_event_counter() • stop_event_counter() • get_event_counts() • set_replay_MSRs() • User Level Interface: – Defines the events Starts counters Event Types: – Stops counters 59 event classes Reads counters & TSC 100s of events to count 12 Performance Reader: Example Validation • L1_Dcache benchmark • Controls cache hit behavior • Validated against measured cache events • Vary hit rate from 0- 100% 13 Processor Power Measurement • Related Work • Performance Monitoring Performance Real Power – P4 Performance Counters Monitoring Measurement – Performance Reader LKM • Real Power Measurement – P4 Power Measurement Setup –Examples • Power Modeling Power – P4 Power Model Modeling – Model + Measurement Sync Setup, Verification • Thermal Modeling – Refined Thermal Model Thermal – Ex: Ppro Thermal Model Modeling 14 P4 Power Measurement Setup Clamp ammeter on 12V lines on measured CPU DMM reading 1mV/Adc clamp voltages conversion Serial Reader Voltage readings (PowerMeter) via RS232 to (PowerPlotter) logging machine Convert to Power vs. time window 15 “Branch exercise” “High-Low”“L1Dcache” (Taken rate: 1) “L1Dcache” Array Size “L1Dcache” Array Size Array Size 1/100x25 of of L1 L1~L2 “Fast” x4 of L2 Benchmark Execution Initialization PowerPlotter: Example 16 SPEC Power Examples 80 Spec GCC (O3) with specrun -a run • Different 70 60 programs show 50 40 very different [W] 30 power 20 characteristics 10 0 0 50 100time (s) 150 200 • Timescale of Spec VPR (O3) with specrun -a run 60 interest can be 50 huge => 40 30 [W] inaccessible via 20 simulation 10 17 0 time(s) 0 100 200 300 400 500 Processor Power Modeling • Related Work • Performance Monitoring Performance Real Power – P4 Performance Counters Monitoring Measurement – Performance Reader LKM • Real Power Measurement – P4 Power Measurement Setup –Examples • Power Modeling Power – P4 Power Model Modeling – Model + Measurement Sync Setup, Verification • Thermal Modeling – Refined Thermal Model Thermal – Ex: Ppro Thermal Model Modeling 18 P4 POWER MODEL Define components (I.e. L1 cache, BPU, Regs, etc.), whose powers we’ll model: Define . from annotated layout Components Determine combination of P4 events that represent component accesses best Define Events Gather counter info with minimal power overhead and program interruption Performance Real Power Monitoring Measurement Convert counter info into component power breakdowns Verify total power against measured processor power Power Modeling 19 Defining Components 20 Defining Events Access Rates • We determined 24 events to approximate access rates for 22 components • Used Several Heuristics to represent each access rate • Examples: • Need to rotate counters 4 times to collect all event data – Used 15 counters & 4 rotations to collect all event data Access Rates Component Powers •“Performance Counter based Access Rate estimations are used as proxy for max component power weighting together with microarchitectural details in order to estimate processor sub-unit powers” – EX: Trace cache delivers 3 uops/cycle in deliver mode and 1 uop/cycle in build mode: • Power(TC)=[Access-Rate(TC)/3 + Access-Rate(ID)] x MaxPower(TC) + Non-gated TC CLK power • Total power is computed as the sum of all 22 component powers + measured idle power (8W): 22 Experiment Setup – Recall: Clamp ammeter on 12V lines on measured CPU DMM reading 1mV/Adc clamp voltages conversion Serial Reader Voltage readings (PowerMeter) via RS232 to (PowerPlotter) logging machine Convert to Power vs. time window 23 Experiment Setup 1mV/Adc conversion Voltage readings via RS232 to logging machine 24 Experiment Setup 1mV/Adc conversion POWER SERVER Voltage readings via RS232 to logging machine Component POWER access rates over CLIENT ethernet Convert voltage to measured power Convert access rates to modeled powers Sync together in time window 25 Tuning Benchmarks “Branch exercise” (Taken rate: 1) “L1Dcache” “High-Low” (Hit Rate : 0.1) “Fast” Measured Modeled 26 Component Breakdowns for “branch_exercise” Colors for 4 CPU subsystems Execution Issue - Retire Component Breakdowns 27 Benchmark Power Breakdowns High Busissue,L2L1 Cache Power exec. Power & branch power 28 SPEC2000 Results VPR Elaboration: EquakeInteger Elaboration:benchmark (FP benchmark) Initialization2 runs: 1st andPlacement, computation 2nd Routephases FP1st intensiverun much mesh stable computation power, 2nd more phase variable InitializationPlacement haswith higher high complex miss than IA32 route instructions < L2 pwr> Significant FPE power due to x87_SIMD_moves Twolf Elaboration:(Integer benchmark) Several loop computations traversing memory <High Memory Power> Although ~const. Total power, component powers have slight gradients 29 Average SPEC Total Powers •1st set: Overall, 2nd set: Non-idle power • Average difference between measurement and estimation: 3W • Worst case: Equake (5.8W) 30 Stdev of SPEC Total Powers •1st set: Overall, 2nd set: Non-idle power • Average difference: 2W • Worst case: Vortex (3.5W) 31 Thermal Model • Related Work • Performance Monitoring Performance Real Power – P4 Performance Counters Monitoring Measurement – Performance Reader LKM • Real Power Measurement – P4 Power Measurement Setup –Examples • Power Modeling Power – P4 Power Model Modeling – Model + Measurement Sync Setup, Verification • Thermal Modeling – Brief
Load more

Recommended publications
  • Beyond BIOS Developing with the Unified Extensible Firmware Interface
    Digital Edition Digital Editions of selected Intel Press books are in addition to and complement the printed books. Click the icon to access information on other essential books for Developers and IT Professionals Visit our website at www.intel.com/intelpress Beyond BIOS Developing with the Unified Extensible Firmware Interface Second Edition Vincent Zimmer Michael Rothman Suresh Marisetty Copyright © 2010 Intel Corporation. All rights reserved. ISBN 13 978-1-934053-29-4 This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold with the understanding that the publisher is not engaged in professional services. If professional advice or other expert assistance is required, the services of a competent professional person should be sought. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel may make changes to specifications, product descriptions, and plans at any time, without notice. Fictitious names of companies, products, people, characters, and/or data mentioned herein are not intended to represent any real individual, company, product, or event. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel, the Intel logo, Celeron, Intel Centrino, Intel NetBurst, Intel Xeon, Itanium, Pentium, MMX, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • Christophe Lécuyer Revival Of
    CONFRONTING THE JAPANESE CHALLENGE: THE REVIVAL OF MANUFACTURING AT INTEL Christophe Lécuyer Abstract: 1 Like many other American corporations, Intel was outcompeted in manufacturing by Japanese firms in the late 1970s and the first half of the 1980s. By 1985, it became clear that the corporation’s weakness in production endangered its long-term survival. Responding to the Japanese challenge, Intel’s upper management instigated a fundamental reform of manufacturing. At their behest, production engineers and managers adopted Japanese manufacturing technologies and operating procedures. They put microchip fabrication on a scientific footing. They developed new ways of transfering processes from development to production and they standardized the firm’s factories. This major transformation enabled Intel to reach manufacturing parity with Japanese chip-makers by the early 1990s. About the author: Christophe Lécuyer teaches business history and the history of technology at Sorbonne Université. Acknowledgments: The author would like to thank David Hodges, Patrick Fridenson, Walter Friedman, and three anonymous referees for their insightful comments on previous versions of this article. His thanks also go to the Science History Institute for its support for this project. Introduction 2 The United States experienced a manufacturing crisis in the 1970s and during much of the 1980s. The competitiveness of American plants declined significantly vis à vis factories located in Japan. The crisis was so acute that, in many sectors, US corporations were forced to close down a significant fraction of their production facilities. Losing marketshare to Japanese competitors, integrated steel manufacturers shut down more than half of their mills and laid off 250,000 workers in the 1970s and early 1980s.
    [Show full text]
  • Intel® Technology Journal the Original 45Nm Intel Core™ Microarchitecture
    Volume 12 Issue 03 Published October 2008 ISSN 1535-864X DOI: 10.1535/itj.1203 Intel® Technology Journal The Original 45nm Intel Core™ Microarchitecture Intel Technology Journal Q3’08 (Volume 12, Issue 3) focuses on Intel® Processors Based on the Original 45nm Intel Core™ Microarchitecture: The First Tick in Intel’s new Architecture and Silicon “Tick-Tock” Cadence The Technical Challenges of Transitioning Original 45nm Intel® Core™ 2 Processor Performance Intel® PRO/Wireless Solutions to a Half-Mini Card Power Management Enhancements Greater Mobility Through Lower Power in the 45nm Intel® Core™ Microarchitecture Improvements in the Intel® Core™ 2 Penryn Processor Family Architecture Power Improvements on 2008 Desktop Platforms and Microarchitecture Mobility Thin and Small Form-Factor Packaging for Intel® Processors Based on Original 45nm The First Six-Core Intel® Xeon™ Microprocessor Intel Core™ Microarchitecture More information, including current and past issues of Intel Technology Journal, can be found at: http://developer.intel.com/technology/itj/index.htm Volume 12 Issue 03 Published October 2008 ISSN 1535-864X DOI: 10.1535/itj.1203 Intel® Technology Journal The Original 45nm Intel Core™ Microarchitecture Articles Preface iii Foreword v Technical Reviewers vii Original 45nm Intel® Core™ 2 Processor Performance 157 Power Management Enhancements in the 45nm Intel® Core™ Microarchitecture 169 Improvements in the Intel® Core™ 2 Penryn Processor Family Architecture 179 and Microarchitecture Mobility Thin and Small Form-Factor Packaging
    [Show full text]
  • A Complete Bibliography of Publications in the Intel Technology Journal
    A Complete Bibliography of Publications in the Intel Technology Journal Nelson H. F. Beebe University of Utah Department of Mathematics, 110 LCB 155 S 1400 E RM 233 Salt Lake City, UT 84112-0090 USA Tel: +1 801 581 5254 FAX: +1 801 581 4148 E-mail: [email protected], [email protected], [email protected] (Internet) WWW URL: http://www.math.utah.edu/~beebe/ 14 October 2017 Version 1.12 Title word cross-reference .NET [135]. /Fortran [99]. 10 [179, 178]. 130nm [104]. 2.0Volts [10]. 21st [9, 24]. 300mm [105, 21]. 30nm [108]. 3945ABG [268]. 3D [41]. 4 [246, 72, 73, 168, 171, 75, 76, 170, 169, 77]. 60nm [104]. 64 [26, 46, 45, 27, 28, 38, 44]. 64-bit [48]. 1 2 802.11b [49]. 802.16 [190, 189]. 90nm [168, 171, 170]. 915GMS [210]. 945GMS [267]. AAL2 [119]. Abstractions [137]. Access [190]. Achieving [115, 19]. Across [84, 204, 6]. Adaptive [199]. Adding [116]. Addressing [66, 160]. Advanced [162, 16, 241, 247, 254]. AdvancedTCA [159, 158]. AdvancedTCA* [254]. AdvancedTCA/CGL [159]. Advancements [202]. Advantage [159]. Air [153]. Algorithms [14]. All-IP [118]. Always [55]. Analysis [223, 220, 12, 16, 173, 114, 247, 170]. Antenna [146, 191]. AOAC [55]. Applicability [197]. Application [204, 179, 60, 158]. Applications [42, 217, 100, 25, 202, 198, 180, 117, 277, 135]. Architectural [62]. Architecture [48, 64, 204, 26, 172, 80, 254, 161, 65, 27, 23, 263, 28, 269, 56, 231, 96, 3, 34, 206, 83, 268, 38, 44, 271, 125, 29, 41]. Architectures [158]. Area [154]. Arithmetic [46]. Array [246, 61].
    [Show full text]
  • Intel Technology Journal
    Intel Technology Journal Volume 06 Issue 01 Published February 14, 2002 ISSN 1535766X Hyper-Threading Technology Table of Contents Articles Preface 2 Foreword 3 Hyper-Threading Technology Architecture and Microarchitecture 4 Pre-Silicon Validation of Hyper-Threading Technology 16 Speculative Precomputation: Exploring the Use of Multithreading for Latency Tools 22 Intel® OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance 36 Media Applications on Hyper-Threading Technology 47 Hyper-Threading Technology: Impact on Compute-Intensive Workloads 58 Preface q1. 2002 By Lin Chao, Publisher Intel Technology Journal This February 2002 issue of the Intel Technology Journal (ITJ) is full of new things. First, there is a new look and design. This is the first big redesign since the inception of the ITJ on the Web in 1997. The new design, together with inclusion of the ISSN (International Standard Serial Number), makes it easier to index articles into technical indexes and search engines. There are new “subscribe,” search ITJ, and “e-mail to a colleague” features in the left navigation tool bar. Readers are encouraged to subscribe to the ITJ. The benefit is subscribers are notified by e-mail when a new issue is published. The focus of this issue is Hyper-Threading Technology, a new microprocessor architecture technology. It makes a single processor look like two processors to the operating system. Intel's Hyper-Threading Technology delivers two logical processors that can execute different tasks simultaneously using shared hardware resources. Hyper-Threading Technology effectively looks like two processors on a chip. A chip with this technology will not equal the computing power of two processors; however, it will seem like two, as the performance boost is substantial.
    [Show full text]
  • Vision-Based Vehicle Tracking Using Image Alignment With
    Motion Tracking on Embedded Systems - Vision-based Vehicle Tracking using Image Alignment with Symmetrical Function CHEUNG, Lap Chi A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of Master of Philosophy in Computer Science and Engineering © The Chinese University of Hong Kong August 2007 The Chinese University of Hong Kong holds the copyright of this thesis. Any person(s) intending to use a pari or whole of the materials in the thesis in a proposed publication must seek copyright release from the Dean of the Graduate School. Iti^Hj u 謹 ITY y^/j ^XLIBRARY SYSTEM^纷 Thesis/Assessment Committee Professor WONG Kin Hong (Chair) Professor MOON Yiu Sang (Thesis Supervisor) Professor JIA Jiaya Leo (Committee Member) Professor FAIRWEATHER Graeme (External Examiner) i Abstract The large number of rear end collisions due to driver inattention has been identified as a major automotive safety issue in Intelligent Transportation Systems (ITS), part of whose goals is to apply automotive technology to improve driver safely with efficiency. In this thesis, we describe a 3-phase vehicle tracking methodology with a single moving camera mounted on the driver's automobile as input for detecting rear vehicles on highways and city streets for the purpose of preventing potential rear-end collisions. In the first phase, a rear vehicle is detected by symmetrical measurement and Haar transform. A template is also created for tracking the vehicle using image alignment techniques in the second phase. The template is continuously monitored and updated to handle abrupt changes in surrounding conditions in the third phase. Different from most previous methods which simply delect vehicles in each frame without correlating the successive frames, our methodology gives precise tracking, an essential requirement for estimating the distances between the rear vehicles and the driver's car using the newly proposed formula.
    [Show full text]
  • Jon Stokes Jon
    Inside the Machine the Inside A Look Inside the Silicon Heart of Modern Computing Architecture Computer and Microprocessors to Introduction Illustrated An Computers perform countless tasks ranging from the business critical to the recreational, but regardless of how differently they may look and behave, they’re all amazingly similar in basic function. Once you understand how the microprocessor—or central processing unit (CPU)— Includes discussion of: works, you’ll have a firm grasp of the fundamental concepts at the heart of all modern computing. • Parts of the computer and microprocessor • Programming fundamentals (arithmetic Inside the Machine, from the co-founder of the highly instructions, memory accesses, control respected Ars Technica website, explains how flow instructions, and data types) microprocessors operate—what they do and how • Intermediate and advanced microprocessor they do it. The book uses analogies, full-color concepts (branch prediction and speculative diagrams, and clear language to convey the ideas execution) that form the basis of modern computing. After • Intermediate and advanced computing discussing computers in the abstract, the book concepts (instruction set architectures, examines specific microprocessors from Intel, RISC and CISC, the memory hierarchy, and IBM, and Motorola, from the original models up encoding and decoding machine language through today’s leading processors. It contains the instructions) most comprehensive and up-to-date information • 64-bit computing vs. 32-bit computing available (online or in print) on Intel’s latest • Caching and performance processors: the Pentium M, Core, and Core 2 Duo. Inside the Machine also explains technology terms Inside the Machine is perfect for students of and concepts that readers often hear but may not science and engineering, IT and business fully understand, such as “pipelining,” “L1 cache,” professionals, and the growing community “main memory,” “superscalar processing,” and of hardware tinkerers who like to dig into the “out-of-order execution.” guts of their machines.
    [Show full text]
  • One Big PDF Volume
    Proceedings of the Linux Symposium July 14–16th, 2014 Ottawa, Ontario Canada Contents Btr-Diff: An Innovative Approach to Differentiate BtrFs Snapshots 7 N. Mandliwala, S. Pimpale, N. P. Singh, G. Phatangare Leveraging MPST in Linux with Application Guidance to Achieve Power and Performance Goals 13 M.R. Jantz, K.A. Doshi, P.A. Kulkarni, H. Yun CPU Time Jitter Based Non-Physical True Random Number Generator 23 S. Müller Policy-extendable LMK filter framework for embedded system 49 K. Baik, J. Kim, D. Kim Scalable Tools for Non-Intrusive Performance Debugging of Parallel Linux Workloads 63 R. Schöne, J. Schuchart, T. Ilsche, D. Hackenberg Veloces: An Efficient I/O Scheduler for Solid State Devices 77 V.R. Damle, A.N. Palnitkar, S.D. Rangnekar, O.D. Pawar, S.A. Pimpale, N.O. Mandliwala Dmdedup: Device Mapper Target for Data Deduplication 83 V. Tarasov, D. Jain, G. Kuenning, S. Mandal, K. Palanisami, P. Shilane, S. Trehan, E. Zadok SkyPat: C++ Performance Analysis and Testing Framework 97 P.H. Chang, K.H. Kuo, D.Y. Tsai, K. Chen, Luba W.L. Tang Computationally Efficient Multiplexing of Events on Hardware Counters 101 R.V. Lim, D. Carrillo-Cisneros, W. Alkowaileet, I.D. Scherson The maxwell(8) random number generator 111 S. Harris Popcorn: a replicated-kernel OS based on Linux 123 A. Barbalace, B. Ravindran, D. Katz Conference Organizers Andrew J. Hutton, Linux Symposium Emilie Moreau, Linux Symposium Proceedings Committee Ralph Siemsen With thanks to John W. Lockhart, Red Hat Robyn Bergeron Authors retain copyright to all submitted papers, but have granted unlimited redistribution rights to all as a condition of submission.
    [Show full text]
  • Intel® Technology Journal the Spectrum of Risk Management in a Technology Company
    Volume 11 Issue 02 Published, May 16, 2007 ISSN 1535-864X DOI:10.1535/itj.1102.04 Intel® Technology Journal The Spectrum of Risk Management in a Technology Company Using Forecasting Markets to Manage Demand Risk More information, including current and past issues of Intel Technology Journal, can be found at: http://developer.intel.com/technology/itj/index.htm Using Forecasting Markets to Manage Demand Risk Jay W. Hopman, Information Technology Innovation & Research, Intel Corporation Index words: prediction markets, forecasting, planning, performance incentives generations of product transitions discovered that ABSTRACT producing high-quality demand forecasts is difficult to Intel completed a study of several generations of products achieve consistently and that mistakes can be quite costly to learn how product forecasts and plans are managed, [1]. how demand risks manifest themselves, and how business Managing demand risk is critical to Intel’s success, but it processes contend with, and sometimes contribute to, is only one of many business challenges the company demand risk. The study identified one critical area prone faces. Across the organization, teams grapple with to breakdown: the aggregation of market insight from questions such as how many units of products x, y, and z customers. Information collected from customers and then customers will demand at certain prices, how much rolled up through sales, marketing, and business planning factory capacity should be funded, which products should teams is often biased, and it can lead to inaccurate be brought to market, which features and technologies forecasts, as evidenced by historical results. should be included in new products, and when new A research effort launched in 2005 sought to introduce products will be ready for production and distribution.
    [Show full text]
  • Recollections of Early Chip Development at Intel
    Recollections of Early Chip Development at Intel Andrew M. Volk, Desktop Platforms Group, Intel Corp. Peter A. Stoll, Technology & Manufacturing Group, Intel Corp. Paul Metrovich, Desktop Platforms Group, Intel Corp. Index words: history, products, naming, definition, validation, debug marketing decided to jazz it up with 4’s and 8’s” [1]. Dr. ABSTRACT Gordon Moore also was “one of the cooks” that In the early days of Intel, between the late 1960s and the developed the naming system [2]. So that’s how it late 1970s, there was a regular product naming scheme by started. which a process, product type, or product family could be Intel started with two processes: a PMOS polysilicon gate easily known. Few remain at Intel who remember this and a Schottky barrier diode bipolar process. One goal of scheme, and its source is all but forgotten. The naming the early products was to replace magnetic core memory scheme and many stories of early products were in computers with silicon memories. To that end, the first uncovered through interviews and reminiscences by the products were a 64-bit bipolar memory and a 256-bit authors, who among them have over 80 years of PMOS memory. The PMOS products were given experience at Intel. This is their story. numbers starting with 1xxx, and the bipolar products were given numbers starting with 3xxx. The second digit INTRODUCTION was a “1” for Random Access Memory (RAM), and the The genesis for this paper came from a seemingly simple last two digits were the product sequence number. The inquiry to the Intel® Technology Journal.
    [Show full text]
  • Addressing the Challenges of Tera-Scale Computing
    Intel® Technology Journal | Volume 13, Issue 4, 2009 Intel Technology Journal Publisher Managing Editor Content Architect Richard Bowles David King Jim Held Program Manager Technical Editor Technical Illustrators Stuart Douglas Marian Lacey InfoPros Technical and Strategic Reviewers Terry A. Smith Jim Hurley Ali-Reza Adl-Tabatabai Jesse Fang Sridhar Iyengar Joe Schutz Shekhar Borkar Greg Taylor Intel® Technology Journal | 1 Intel® Technology Journal | Volume 13, Issue 4, 2009 Intel Technology Journal Copyright © 2009 Intel Corporation. All rights reserved. ISBN 978-1-934053-23-2, ISSN 1535-864X Intel Technology Journal Volume 13, Issue 4 No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except as permitted under Sections 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4744. Requests to the Publisher for permission should be addressed to the Publisher, Intel Press, Intel Corporation, 2111 NE 25th Avenue, JF3-330, Hillsboro, OR 97124-5961. E mail: [email protected]. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold with the understanding that the publisher is not engaged in professional services. If professional advice or other expert assistance is required, the services of a competent professional person should be sought. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter.
    [Show full text]