DOCSLIB.ORG

Vmebus FAQ- Frequently Asked Questions for the Beginning Vmebus User

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Vmebus FAQ- Frequently Asked Questions for the Beginning Vmebus User VMEbus FAQ- Frequently Asked Questions for the Beginning VMEbus User John Rynearson, Technical Director, through an extender board in a fully proposed in March and Drew Berding, VITA loaded system. Arizona Digital, compared the various Much speculation ensued as to how approaches and presented arguments Question: Recently I've been hearing the backplane was constructed. While regarding the advantages of the star back- about new high performance VME many ideas were put forth, the method plane approach. backplanes. How are they different employed by Drew was both elegant and Drew's original announcement in from traditional VME backplanes and straightforward. A standard backplane January 1997 has unleased new research how will they enhance VME perfor- trace goes from slot 1 to slot 2 to slot 3 into backplane characteristics and has mance? and so on through slot 21. In the spurred many companies to reconsider VME320 backplane each slot trace is the way backplanes are built. Introduction- The VMEbus back- wired directly to slot 11 in a basic star 2eSST- To take advantage of these plane provides the transport media for configuration so that a signal from slot 1 new backplane technologies, the VITA electrical signals between modules. As to slot 2 goes from slot 1 to slot 11 and Standards Organization (VSO) set up a originally defined a VME backplane can then back to slot 2. Wiring the backplane task group early in 1997 to begin work on contain up to 21 slots. Why was 21 slots in this manner changes the backplane sig- a new protocol. The task group decided selected? Because if you space connec- nal characteristics dramatically. Instead to specify a synchronous protocol that tors at 0.8 inch you can just get 21 slots of looking like a transmission line, the would provide data transfer rates of 320 into a chassis which will fit into a 19 inch VME320 backplane looks like a lumped Mbytes/second and greater. rack. Backplanes can contain less than capacitance. As a result signal lines are The 2eSST protocol, is based on the 21 slots and sizes such as 5, 7, 9, 12, and cleaner, noise is reduced, and data trans- asynchronous 2eVME protocol. The main 15 slots are popular. For really small sys- fer rates can be effectively increased. exception to this is that during its data tems even 3 slot backplanes can be used. While Drew's announcement created phases, 2eSST is a source synchronous The VMEbus defines an asynchro- a lot of interest from users, it also caused protocol. No acknowledgment is expected nous backplane protocol which uses the VMEbus community to revisit the from the receiver of the data. Hence, the handshaking signals rather than a clock original assumptions for backplane design theoretical performance of 2eSST is lim- to transfer data. Since the backplane is and to see what other design changes ited only by the skew between receiver viewed as a transmission line, certain could be made to enhance backplane per- and transmitter of data. Like 2eVME it time delays are defined to assure that sig- formance. uses incident wave switching to guaran- nals reach a known state before they are A Second Look- At the March 1998 tee fast switching times and minimize deemed valid. These time delays were VSO meeting in Geneva, Switzerland, skew. The result is a protocol that as cur- determined by taking into account a fully Andreas Lenkisch, Trenew, presented rently defined doubles the theoretical loaded 21 slot backplane and characteris- research he had done to enhance back- bandwidth of VME to 320Mbytes/sec. tics of specific TTL logic available when plane performance in a paper titled; VME The protocol can be broken into three the VMEbus was developed in the early Breaks Performance Barrier Again - main phases: address broadcast, data 1980s. 1000 Mbytes/s Range Possible. In the phase and termination. These delays have stood the test of paper he noted that a reduction in trace The address broadcast phase for time and have provided reliable operation impedance improved signal waveforms 2eSST is identical to the address broad- for VMEbus systems in a variety of con- and might allow higher speed transfers in cast phase for 2eVME. However, the data figurations and applications. a traditional stitched backplane. phase is synchronous rather than asyn- VME320- At the January 1997 Real In May, Bob Sullivan, Hybricon, pre- chronous. Time Computer Show in Santa Clara, CA. sented work he had to done showing the Traditional VME utilizes a handshake a revolutionary announcement was possiblity of moving data at 560 protocol whereby data strobes (DS1* and made. Drew Berding, Arizona Digital, dis- Mbytes/sec with existing ABTE ETL DS0*) are acknowledged by DTACK* played a 21 slot VMEbus backplane that transceivers. Hybricon's approach was to which then allows the data strobes to be could transfer data at a 320 Mbyte/second use diode terminations and a modified removed which in turn allows the data rate. His demonstration was even bus topology to increase the effective DTACK* to be removed. Once DTACK* is more dramatic because one of the mod- impedance of the backplane. deasserted, a new cycle can begin. ules was on a standard extender board. The battle of the backplanes contin- Traditional VME protocol requires Scope traces showed the signals to be ued at the July VSO meeting where four delays through the drivers, back- very clean even though signals were run- Andreas Lenkisch, Trenew, presented plane and receivers plus the settling time ning from slot 1 to slot 21 and then additional results to the approach he had of the backplane. 2eVME protocol continued on page 23 October / November / December 1998 17 (continued from page 19) the VMEbus and CompactPCI ‘PVIC’ (continued from page 14) embedded markets. The Model found in three devices, the sin- VFX-M brings a 128-bit graph- gle bridge ASIC allows place- ics engine to the PMC bus. Uti- PVIC MirroredMemory (MM) ment of more functionality on a lizing the Number Nine 1128 single board computer. The 2D/3D graphics engine, it com- The PVIC implements a local read and global write Mirrored MVME2400 supports 32 to 256 bines VGA compatibility and Memory concept. The first part of the MM is reserved for the MB of ECC SDRAM. Other fea- unmatched performance with a write and read buffers of the PVIC system. The rest is available tures include 10/100Mb Ether- flexible graphics interface for the user. Apart from the previously mentioned PVIC message net, two PCI Mezzanine Card which can cover a wide range of FIFO for efficient interrupt dispatching, it also implements a (PMC) slots with front panel 8, 16, and 24-bit display appli- global reservation mechanism. This mechanism allows the and P2 I/O, one serial port and cations. Peritek is on the web implementation of hardware semaphores, test-and-set opera- at; www.peritek.com. 9MB of onboard FLASH. The tions and other atomic operations in a flexible and efficient way. MVME2400 is scheduled for January 1999 production avail- Systran Corp. has introduced This feature was especially added for distributed processing, ability. Motorola Computer the FibreXpress Simplex Link, farming etc. Group is on the web at; a system that allows Front www.mcg.mot.com/ Panel Data Port (FPDP) con- PVIC Implementations nections to be extended over Myriad Logic Inc. has distances up to l0 km. The Sim- The following PVIC products are available: announced the FC-2930/R, a plex Link maintains the sim- PVIC8426 CES RIO8062 [2] - PVIC Interface with PVIC high performance dual port plicity, high-bandwidth and low Bridge. fibre channel interface for the latency of FPDP connections, PVIC8425 PMC-PVIC single slot PMC with embedded while supporting long-distance Mercury RACE Series VME and GTL+ physical interface. Mulitport 9U four-port mother- and multiple destination broad- boards. The double-deep cast capabilities. The Simplex PVIC4025 CompactPCI - PVIC System Slot or Peripher- daughtercard has two l- Link is implemented by sets of al Slot (3U and 6U versions). Gigabit/second fiber optic con- Simplex Link Source Cards PVIC7225 PCI - PVIC 32-bit 33 MHz. nections for high-bandwidth (SLSCs) and corresponding PVIC8025 VME64x - PVIC interface with PVIC Bridge. arbitrated loop, point-to-point. Simplex Link Destination PIB6800 GTL+ 0.025” ribbon flat cable, up to 2 meters or switched topology network- Cards (SLDCs). In a standard at 66 MHz. ing. Designed to interconnect point-to-point configuration, all PIB6801 Differential Interface, 68pin SCSI cable type, high-throughput realtime sys- data is transmitted from a single up to 15m at 66MHz or 30m at 33 MHz. tems, RAIDs and general-pur- Source Card to a single Destina- PIB6802 Optical Link up to 200 meters, 1.4 Gbit/s. pose computers, the FC-2930/R tion Card, and the Destination is built to sustain 180 Card can provide flow control Mbytes/second, 90 Mbytes/sec- commands back to the Source PVIC System Example ond per channel, throughput to Card. Systran is on the web at; disk arrays and for peer-to-peer www.systran.com Figures 6 and 7 (page 14) show two typical PVIC system exam- comunications. Myriad Logic is ples. It is possible to mix PVIC DIFF with PVIC GTL+ through on the web at; www.myriadlog- VMETRO has announced a bridge elements. The PVIC bridge is only translating the electri- ic.com new member of its popular Bus cal levels. The PVIC protocol remains identical and the system Analyzer family: The PBTC-415 remains completely transparent. North Atlantic Instruments, CompactPCI Bus Analyzer & Inc. has introduced the new Exerciser. With its sampling REFERENCES speed up to 66.7MHz, optional- VME 5410-158 with up to 32 [1] CES, PVIC 8426 Technical Specification.
Load more

Recommended publications
  • Getting Started with Your VXI-1394 Interface for Windows NT/98 And
    VXI Getting Started with Your VXI-1394 Interface for Windows NT/98 VXI-1394 Interface for Windows NT/98 November 1999 Edition Part Number 322109D-01 Worldwide Technical Support and Product Information www.ni.com National Instruments Corporate Headquarters 11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 794 0100 Worldwide Offices Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 284 5011, Canada (Calgary) 403 274 9391, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, China 0755 3904939, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Greece 30 1 42 96 427, Hong Kong 2645 3186, India 91805275406, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico (D.F.) 5 280 7625, Mexico (Monterrey) 8 357 7695, Netherlands 0348 433466, Norway 32 27 73 00, Poland 48 22 528 94 06, Portugal 351 1 726 9011, Singapore 2265886, Spain 91 640 0085, Sweden 08 587 895 00, Switzerland 056 200 51 51, Taiwan 02 2377 1200, United Kingdom 01635 523545 For further support information, see the Technical Support Resources appendix. To comment on the documentation, send e-mail to [email protected] © Copyright 1998, 1999 National Instruments Corporation. All rights reserved. Important Information Warranty The National Instruments VXI-1394 board is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period.
    [Show full text]
  • Publication Title 1-1962
    publication_title print_identifier online_identifier publisher_name date_monograph_published_print 1-1962 - AIEE General Principles Upon Which Temperature 978-1-5044-0149-4 IEEE 1962 Limits Are Based in the rating of Electric Equipment 1-1969 - IEEE General Priniciples for Temperature Limits in the 978-1-5044-0150-0 IEEE 1968 Rating of Electric Equipment 1-1986 - IEEE Standard General Principles for Temperature Limits in the Rating of Electric Equipment and for the 978-0-7381-2985-3 IEEE 1986 Evaluation of Electrical Insulation 1-2000 - IEEE Recommended Practice - General Principles for Temperature Limits in the Rating of Electrical Equipment and 978-0-7381-2717-0 IEEE 2001 for the Evaluation of Electrical Insulation 100-2000 - The Authoritative Dictionary of IEEE Standards 978-0-7381-2601-2 IEEE 2000 Terms, Seventh Edition 1000-1987 - An American National Standard IEEE Standard for 0-7381-4593-9 IEEE 1988 Mechanical Core Specifications for Microcomputers 1000-1987 - IEEE Standard for an 8-Bit Backplane Interface: 978-0-7381-2756-9 IEEE 1988 STEbus 1001-1988 - IEEE Guide for Interfacing Dispersed Storage and 0-7381-4134-8 IEEE 1989 Generation Facilities With Electric Utility Systems 1002-1987 - IEEE Standard Taxonomy for Software Engineering 0-7381-0399-3 IEEE 1987 Standards 1003.0-1995 - Guide to the POSIX(R) Open System 978-0-7381-3138-2 IEEE 1994 Environment (OSE) 1003.1, 2004 Edition - IEEE Standard for Information Technology - Portable Operating System Interface (POSIX(R)) - 978-0-7381-4040-7 IEEE 2004 Base Definitions 1003.1, 2013
    [Show full text]
  • Securing Embedded Systems: Analyses of Modern Automotive Systems and Enabling Near-Real Time Dynamic Analysis
    Securing Embedded Systems: Analyses of Modern Automotive Systems and Enabling Near-Real Time Dynamic Analysis Karl Koscher A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy University of Washington 2014 Reading Committee: Tadayoshi Kohno, Chair Gaetano Borriello Shwetak Patel Program Authorized to Offer Degree: Computer Science and Engineering © Copyright 2014 Karl Koscher University of Washington Abstract Securing Embedded Systems: From Analyses of Modern Automotive Systems to Enabling Dynamic Analysis Karl Koscher Chair of the Supervisory Committee: Associate Professor Tadayoshi Kohno Department of Computer Science and Engineering Today, our life is pervaded by computer systems embedded inside everyday products. These embedded systems are found in everything from cars to microwave ovens. These systems are becoming increasingly sophisticated and interconnected, both to each other and to the Internet. Unfortunately, it appears that the security implications of this complexity and connectivity have mostly been overlooked, even though ignoring security could have disastrous consequences; since embedded systems control much of our environment, compromised systems could be used to inflict physical harm. This work presents an analysis of security issues in embedded systems, including a comprehensive security analysis of modern automotive systems. We hypothesize that dynamic analysis tools would quickly discover many of the vulnerabilities we found. However, as we will discuss, there
    [Show full text]
  • Download MEN G501 Manual
    20G501-00 E2 – 2011-06-20 G501 – 3U CompactPCI Serial® SATA HDD/SSD Shuttle User Manual Embedded Solutions ® G501 – 3U CompactPCI® Serial SATA HDD/SSD Shuttle G501 – 3U CompactPCI® Serial SATA HDD/SSD Shuttle The G501 is a CompactPCI® Serial hard disk drive carrier board. It is designed to carry a 2.5" SATA hard disk drive (RAID level depending on the CPU) or a solid state drive. The unit's front panel features four LEDs for the board's SGPIO status (used for the hot plug functionality) and the status of the internal controller's power supply. Block Diagram LEDs SGPIO Controller +3.3V P1 Hard Power Drive +5V Supply +12V SATA MEN Mikro Elektronik GmbH 2 20G501-00 E2 – 2011-06-20 Technical Data Technical Data Mass Storage • Serial ATA (SATA) - One port for onboard 2.5" hard disk drive or solid state drive - Transfer rates depending on HDD/SSD - RAID level depends on CPU board External Interfaces • 4 LEDs at front panel - 3 for the SGPIO status (for hot plug functionality) - 1 for the internal controller's supply voltage status CompactPCI Serial • Compliance with CompactPCI Serial PICMG CPCI-S.0 Specification • Peripheral slot • Host interface: one SATA and one SGPIO interface Electrical Specifications • Supply voltage - +12V (-25%/+10%), power consumption depending on HDD/SSD Mechanical Specifications • Dimensions: conforming to CPCI-S.0 specification for 3U boards • Hot plug functionality (depending on CPU board). • Weight: 125 g (without HDD/SSD) Environmental Specifications • Temperature range (operation): - -40..+85°C (depending on HDD or SSD; please refer to the HDD/SSD speci- fications for possible limits) - Airflow: min.
    [Show full text]
  • VM E Bus S Ingle -B Oard C Om Puter
    DATASHEET KEY FEATURES 2eSST VMEbus protocol with The Motorola MVME6100 The promise of the VME 320MB/s transfer rate across series provides more than just Renaissance is innovation, the VMEbus faster VMEbus transfer rates; it performance and investment provides balanced performance protection. The MVME6100 MPC7457 PowerPC® processor from the processor, memory series from Motorola delivers running at up to 1.267 GHz subsystem, local buses and I/O on this promise. The innovative 128-bit AltiVec coprocessor for subsystems. Customers looking design of the MVME6100 parallel processing, ideal for for a technology refresh for their provides a high performance data-intensive applications application, while maintaining platform that allows customers backwards compatibility with to leverage their investment in Up to 2GB of on-board DDR their existing VMEbus infra- their VME infrastructure. ECC memory and 128MB of structure, can upgrade to the fl ash memory for demanding The MVME6100 series supports MVME6100 series and applications booting a variety of operating take advantage of its enhanced systems including a complete Two 33/66/100 MHz PMC-X performance features. range of real-time operating sites allow the addition of systems and kernels. A VxWorks industry-standard, application- board support package and specifi c modules Linux support are available for Dual Gigabit Ethernet interfaces the MVME6100 series. for high performance networking The MVME6100 series is the fi rst VMEbus single-board computer (SBC) designed with the Tundra Tsi148 VMEbus interface chip offering two edge source synchronous transfer (2eSST) VMEbus performance. The 2eSST protocol enables the VMEbus to run at a practical bandwidth of 320MB/s in most cases.
    [Show full text]
  • VMIVME-7648 Intel® Pentium® III Processor-Based Vmebus Single Board Computer
    VMIVME-7648 Intel® Pentium® III Processor-Based VMEbus Single Board Computer ® • Pentium III FC-PGA/PGA2 socket processor-based single board computer (SBC) with 133 MHz system bus • 1.26 GHz Pentium III processor with 256 Kbyte advanced transfer cache or 933 MHz Pentium III processor with 256 Kbyte advanced transfer cache • 512 Mbyte PC-133 SDRAM using a single SODIMM • Internal AGP SVGA controller with 4 Mbyte display cach ® • 133 MHz system bus via Intel 815E chipset • Dual Ethernet controllers supporting 10BaseT and 100BaseTX interfaces • Onboard Ultra DMA/100 hard drive and floppy drive controllers (uses VMEbus P2 for connection to IDE/floppy) • Two high performance 16550-compatible serial ports • PS/2-style keyboard and mouse ports on front panel • Real time clock and miniature speaker included L2 cache operates at the same clock frequency as the processor, thus • Dual front panel universal serial bus (USB) connections improving performance. • Two 16-bit and two 32-bit programmable timers • 32 Kbyte of nonvolatile SRAM DRAM Memory: The VMIVME-7648 accepts one 144-pin SDRAM • Software-selectable watchdog timer with reset SODIMM for a maximum memory capacity of 512 Mbyte. The onboard • Remote Ethernet booting DRAM is dual ported to the VMEbus. • PMC expansion site (IEEE-P1386 common mezzanine card standard, 5 V) BIOS: System and video BIOS are provided in reprogrammable flash • VME64 modes supported: memory (Rev. 1.02 is utilized from our VMIVME-7750 SBC). A32/A24/D32/D16/D08(EO)/MBLT64/BLT32 • VMEbus interrupt handler, interrupter and system controller Super VGA Controller: High-resolution graphics and multimedia- • Includes real time endian conversion hardware for little- quality video are supported on the VMIVME-7648 using the 815E AGP endian and big-endian data interfacing (patent no.
    [Show full text]
  • Compactpci Serial ...The Smart Solution
    CompactPCI® Serial ... ... the Smart Solution © EKF •www. ekf.com CompactPCI® Serial Systems Designed for performance • 40 x PCI® Express • 8 x Gigabit Ethernet • 8 x SATA • 8 x USB3 CompactPCI® Serial - the Smart Solution www.ekf.com/s/serial.html © EKF •www. ekf.com CompactPCI® Serial Systems CPCI Serial backplanes for optimum throughput CompactPCI® Serial - the Smart Solution Sample Backplanes CompactPCI® Serial The CompactPCI® Serial system slot is located either most left or most right © EKF •www. ekf.com CompactPCI® Serial Systems Reverse order backplanes (system slot right aligned) for CPU cards with 4HP to 12HP front panel CompactPCI® Serial - the Smart Solution www.ekf.com/s/serial.html © EKF •www. ekf.com CompactPCI® Serial Systems CPCI® Serial BLUBRICK series - ultra rugged CompactPCI® Serial - the Smart Solution www.ekf.com/s/srs/srs1201/srs1201.html SRS-1201-BLUBRICK CompactPCI® Serial © EKF • www.ekf.com CompactPCI® Serial Systems CPCI Serial BluBoxx series - small and economic www.ekf.com/s/srs/srs3201/srs3201.html CompactPCI® Serial - the Smart Solution SRS-3201-BLUBOXX CompactPCI® Serial © EKF •www. ekf.com CompactPCI® Serial Systems CPCI Serial rugged system racks www.ekf.com/s/srs/srs4401/srs4401.html CompactPCI® Serial - the Smart Solution SRS-4401-SERIAL CompactPCI® Serial © EKF •www. ekf.com CompactPCI® Serial Systems CPCI® Serial racks 84HP CompactPCI® Serial - the Smart Solution www.ekf.com/s/srs/srs8401/srs8401.html SRS-8401-SERIAL CompactPCI® Serial © EKF •www. ekf.com Embedded Blue® CPCI® Serial boxed solutions • fixed & custom configuration CompactPCI® Serial - the Smart Solution www.ekf.com/b/bc200/bc200.html BC200 Embedded Blue® © EKF •www.
    [Show full text]
  • From Camac to Wireless Sensor Networks and Time- Triggered Systems and Beyond: Evolution of Computer Interfaces for Data Acquisition and Control
    Janusz Zalewski / International Journal of Computing, 15(2) 2016, 92-106 Print ISSN 1727-6209 [email protected] On-line ISSN 2312-5381 www.computingonline.net International Journal of Computing FROM CAMAC TO WIRELESS SENSOR NETWORKS AND TIME- TRIGGERED SYSTEMS AND BEYOND: EVOLUTION OF COMPUTER INTERFACES FOR DATA ACQUISITION AND CONTROL. PART I Janusz Zalewski Dept. of Software Engineering, Florida Gulf Coast University Fort Myers, FL 33965, USA [email protected], http://www.fgcu.edu/zalewski/ Abstract: The objective of this paper is to present a historical overview of design choices for data acquisition and control systems, from the first developments in CAMAC, through the evolution of their designs operating in VMEbus, Firewire and USB, to the latest developments concerning distributed systems using, in particular, wireless protocols and time-triggered architecture. First part of the overview is focused on connectivity aspects, including buses and interconnects, as well as their standardization. More sophisticated designs and a number of challenges are addressed in the second part, among them: bus performance, bus safety and security, and others. Copyright © Research Institute for Intelligent Computer Systems, 2016. All rights reserved. Keywords: Data Acquisition, Computer Control, CAMAC, Computer Buses, VMEbus, Firewire, USB. 1. INTRODUCTION which later became international standards adopted by IEC and IEEE [4]-[7]. The design and development of data acquisition The CAMAC standards played a significant role and control systems has been driven by applications. in developing data acquisition and control The earliest and most prominent of those were instrumentation not only for nuclear research, but applications in scientific experimentation, which also for research in general and for industry as well arose in the early sixties of the previous century, [8].
    [Show full text]
  • A Multiple-Bus, Active Backplane Architecture for Multiprocessor Systems Scott Alan Irwin Iowa State University
    Iowa State University Capstones, Theses and Retrospective Theses and Dissertations Dissertations 1990 A multiple-bus, active backplane architecture for multiprocessor systems Scott Alan Irwin Iowa State University Follow this and additional works at: https://lib.dr.iastate.edu/rtd Part of the Computer Sciences Commons, and the Electrical and Electronics Commons Recommended Citation Irwin, Scott Alan, "A multiple-bus, active backplane architecture for multiprocessor systems " (1990). Retrospective Theses and Dissertations. 9509. https://lib.dr.iastate.edu/rtd/9509 This Dissertation is brought to you for free and open access by the Iowa State University Capstones, Theses and Dissertations at Iowa State University Digital Repository. It has been accepted for inclusion in Retrospective Theses and Dissertations by an authorized administrator of Iowa State University Digital Repository. For more information, please contact [email protected]. Kmwi m««m» tM: gMgea)^ g«v% ,*%&v nî % -"T w}-t r << _ ^ y, , 6 "^"'"'1 ;/< c . i'7 L., '"0!^ ' ,/,i ' } C V' »,, VI i'.i? K !** ' ,'\''\^ja 4% /.ly - f ^ \''' ' %A. , .%V ' %Kie ^ w, * . s» fsf/aK, .y/;, %,,r. INFORMATION TO USERS The most advanced technology has been used to photograph and reproduce this manuscript from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer. The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.
    [Show full text]
  • Bi-Directional Optical Backplane Bus for General Purpose Multi-Processor B Oard-To-B Oard Optoelectronic Interconnects
    JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 13, NO. 6, JUNE 1995 1031 Bi-Directional Optical Backplane Bus for General Purpose Multi-Processor B oard-to-B oard Optoelectronic Interconnects Srikanth Natarajan, Chunhe Zhao, and Ray. T. Chen Absfract- We report for the first time a bidirectional opti- cal backplane bus for a high performance system containing nine multi-chip module (MCM) boards, operating at 632.8 and 1300 nm. The backplane bus reported here employs arrays of multiplexed polymer-based waveguide holograms in conjunction with a waveguiding plate, within which 16 substrate guided waves for 72 (8 x 9) cascaded fanouts, are generated. Data transfer of 1.2 GbUs at 1.3-pm wavelength is demonstrated for a single bus line with 72 cascaded fanouts. Packaging-related issues such as Waveguiding Plate transceiver size and misalignment are embarked upon to provide n a reliable system with a wide bandwidth coverage. Theoretical U hocessor/Memory Board treatment to minimize intensity fluctuations among the nine modules in both directions is further presented and an optimum I High-speed Optoelectronic Transceiver design rule is provided. The backplane bus demonstrated, is for general-purpose and therefore compatible with such IEEE stan- - Waveguide Hologram For Bi-Directional Coupling dardized buses as VMEbus, Futurebus and FASTBUS, and can Fig. 1. Optical equivalent of a section of a single bidirectional electronic function as a backplane bus in existing computing environments. bus line. I. INTRODUCTION needed to preserve the rising and falling edges of the signals HE LIMITATIONS of current computer backplane buses increases. This makes using bulky, expensive, terminated Tstem from their purely electronic interconnects.
    [Show full text]
  • Compactpci Express for Control Applications H
    WEP038 Proceedings of ICALEPCS2009, Kobe, Japan COMPACTPCI EXPRESS FOR CONTROL APPLICATIONS H. Kleines, M. Ramm, M. Drochner,W. Erven, Zentralinstitut für Elektronik, Forschungszentrum Jülich, Jülich, Germany Abstract The PCIMG standardized ATCA (PICMG 3.x) and CompactPCI (CPCI) is well established in control MicroTCA (PICMG MTCA.0) . ATCA was mainly driven applications as a standard for industrial PCs and as a by the Telecom industry. MicroTCA is a more cost standard for front-end instrumentation, e.g. by means of efficient spin off from ATCA based on AMC, the ATCA the transparent optical PCI/CPCI Bridge MXI-4 from mezzanine card standard. With company National National Instruments. In both application areas increasing Instruments as the main driving force, PICMG also performance requirements ask for a replacement of the defined CompactPCI Express (PICMG EXP.0) as a parallel CPCI bus by a backplane based on high speed downward compatible extension of CompactPCI. On the serial links, similar to the replacement of PCI by PCIe in initiative of several vendors of CompactPCI CPUs, the desktop environment. CompactPCI Express and its PICMG has started a new not yet finished standardization derivative PXI Express both provide a smooth and cost- activity for the CompactPCI Plus standards PICMG 2.30 efficient transition path from CPCI to high speed serial PlusIO and CPLUS.0. CompactPCI Plus also aims at a links on the backplane. follow up system to CompactPCI, which is downward Forschungszentrum Jülich has developed a compatible. As a consequence, CompactPCI Plus is a CompactPCI Express carrier board for CMC daughter direct competitor of CompactPCI. CompactPCI Plus modules that is compatible to the SIS1100-CMC/cCMC defines also USB, SATA and Gigabit Ethernet links on the boards from company Struck Innovative Systeme.
    [Show full text]
  • PCJ-JAM • Compactpci ® Serial System Slot Controller
    Product Information PCJ-JAM • CompactPCI ® Serial System Slot Controller Document No. 5600 • 2010-03 CompactPCI® Serial is a new PICMG® specification The PCJ-JAM delivers 4 PCI Express® lanes to the for modular computers based on high speed signals, CompactPCI® Serial backplane, configurable 4x1 or comprising PCI Express®, SATA, Ethernet and USB 1x4. Up to 8 SATA channels are available in total. 5 channels. In hybrid systems, CompactPCI® Serial SATA channels are derived from a RAID controller, backplanes and modules can be used concurrently suitable e.g. for level 0/1/3/5/10 operation. The PCJ- together with legacy CompactPCI® cards. JAM is equipped with two Gigabit Ethernet controllers, individually switchable either for A typical EKF hybrid system provides two backplane communication or front panel usage. In backplanes, with their system slots center aligned addition, 6 USB ports are routed to the backplane. side by side. To the left, a CompactPCI® CPU card such as the CCM-BOOGIE controls the legacy The PCJ-JAM is also a fully featured side card, e.g. section. To the right, the PCJ-JAM acts as the with a secondary DVI video output, HD Audio CompactPCI® Serial system slot controller. The PCJ- Codec, and EIA 232 serial I/O. As a rugged on-board JAM is a side card (mezzanine board) to the CPU storage solution, either a 2.5-inch SATA drive or a card, which results in a 8HP common front panel for 1.8-inch SATA Solid State Drive module fits on the the entire assembly. PCJ-JAM. PCJ-JAM on CCM-BOOGIE, with C42-SATA SSD © EKF -1- ekf.com PCJ-JAM • CompactPCI® Serial System Slot Controller The PCJ-JAM is a member of the EKF familiy of CompactPCI® PlusIO and CompactPCI® Serial products.
    [Show full text]