Portability Versus E Ciency? Parallel Applications on PVM and Parix

Total Page:16

File Type:pdf, Size:1020Kb

Portability Versus E Ciency? Parallel Applications on PVM and Parix Pro cs ZEUS Workshop on Par Programming and Computation Linkoping Sweden Portabilityversus Eciency Parallel Applications on PVM and Parix Alexander Reinefeld Volker Schnecke Center for Parallel Computing MathematikInformatik Universitat Paderb orn Universitat Osnabruc k arunipaderb ornde volkerinformatikuniosnabrueckde Abstract Analogous to the shift from assembler language programming to the third generation languages in the early years of computer science we are currently wit nessing a paradigm change towards the use of p ortable programming mo dels in parallel highp erformance computing Like b efore the use of a highlevel program ming environmentmust b e paid for by a reduced system p erformance But howmuch do es p ortability cost in practice Is it worth paying that price What eect has the choice of the programming mo del on the algorithm architecture In this pap er we attempt to answer these questions by comparing two applica tions from the domain of combinatorial optimization that have b een implemented with the Parix and PVM programming mo dels Performance b enchmarks have b een run on three dierent systems a massively parallel transputer system with relatively slow Tpro cessors a mo derately parallel Parsytec GCPowerPlus sys tem with p owerful MFLOPS pro cessors and a UNIX workstation cluster con y a Mbps LAN While the Parix implementations clearly turned out to b e nected b fastest PVM gives p ortability at the cost of a small acceptable loss in p erformance Intro duction Contemp orary parallel computing systems are strikingly diverse in their architectures and op erating systems A varietyofinterconnection networks can b e found in to days most successful commercial machines hyp ercub e nCub e Dgrid Intel Paragon Parsytec GC ringcrossbar combination Convex SPP network IBM SP fat tree CM hierarchical rings KSR and Dtorus Cray TD All of them have their sp ecic advantages and it is still an op en question which top ologies will survive in the future Unfortunately the programming interfaces are also very dissimilar making it dicult to p ort a given co de from one hardware platform to another As it seems p ortability can only b e achieved bytheuseofvendor indep endent programming environments like PVM MPI PARMACS P Zip co de Express and Linda For an overview on programming environments see Portability and scalability are the keywords of this pap er Ideally a parallel imple mentation would meet b oth prop erties but in practice interdep endencies make this imp ossible We compared the p erformance of two application programs running on Parix PARallel extensions to UnIX and PVM Parallel Virtual Machine Three dif ferent hardware platforms have b een used in our exp eriments A no de transputer system a Parsytec GCPP with PowerPC pro cessors and a UNIX workstation cluster with SUN SparcStations Our exp eriments giveanswers to the following questions Is there any impact of the choice of the programming mo del on the archi tecture of the application program How fast is PVM as compared to Parix To what extent are PVM programs p ortable and scalable Applications As an application problem domain wehavechosen the class of discrete optimization problems which can b e dened in terms of nding a solution path in a tree or graph from an initial ro ot state to a goal no de Many applications in planning and scheduling can b e formulated with this mo del the cutting sto ck problem the bin packing problem vehicle routing VLSI o orplan optimization satisability problems the traveling salesman problem the N N puzzle and partial constraint satisfaction problems All of them are known to b e NPhard For our b enchmarks wehavechosen twotypical applications with dierent solution techniques the VLSI o orplan optimization problem which is solved with a depthrst branchandb ound strategy and the N N puzzle whichissolved with an iterative deep ening search Both are based on depthrst search DFSwhich traverses the decision tree in a topdown manner from left to right DFS is commonly used in combinatorial optimization problems b ecause it needs only O d w storage space in trees of depth d and width w VLSI Floorplan Optimization The oorplan area optimization is a stage in the design of VLSI chips Here the relative placements and areas of the building blo cks of a chip are known but their exact dimensions can still b e varied over a wide range A o orplan is represented bytwo dual p olar graphs G V E and H W F and a list of p otential implementations for each blo ck As shown in Figure the vertices in V and W representthevertical v2 w1 v1 v3 B1 w1 w2 B2 w3 B3 w2 B4 w3 w4 v1 v2 v3 w4 Figure A o orplan and the graphs G and H and horizontal line segments of the o orplan There exists an edge e v v in the graph G if there is a blo ck in the o orplan whose left and right edges lie on the corresp onding vertical line segments For a sp ecic conguration ie a o orplan with exact blo ck sizes the edges are weighted with the dimensions of the blo cks in this conguration The solution of the o orplan optimization problem is a conguration with minimum layout area given by the pro duct of the longest paths in the graphs G and H Our implementation builds a tree where the leaves are complete congurations and the inner no des at depth d represent partial o orplans consisting of blo cks B B d The depthrst branchandbound DFBB solution algorithm employs a heuristic cost function to eliminate unnecessary parts of the search space that are known not to contain an optimal solution When a new p ossibly nonoptimal solution has b een found the search continues with the improved costb ound now pruning all subtrees with costestimates higher than the new costb ound Newly established costb ounds are broadcasted so that all pro cessors share the b est available b ound at any stage in the search N N Puzzle Applications with bad initial costb ounds and many alternatives in the decision trees are solved with heuristic search algorithms likeAandIDA One such N puzzle Here a given initial conguration of tiles in a example is the N squared tray of size N N must b e rearranged with the fewest number of moves into a given goal conguration No eective upp er costb ounds are known for this problem and hence it cannot b e solved with DFBB Even the relatively small puzzle N has a search space of states While it would seem easy to obtain any solution nding an optimal shortest solution is NP complete In general it takes some hundred million no de expansions to solve a random problem instance of the puzzle using the Manhattan distance the sum of the minimum displacementofeach tile from its goal p osition as a heuristic estimate function Iterativedeepening A IDA simulates a b estrst searchby a series of depthrst searches with successively increased costb ounds Its low space overhead of O d makes it feasible in applications where A cannot b e used due to memory limitations With a nonoverestimating heuristic estimate function IDA is guaranteed to nd an optimal shortest solution In contrast to DFBB IDA halts after nding a rst solution b ecause optimality is guaranteed by the iterative approach with the minimal costb ound increments Parallel DepthFirst Search Depthrst search can b e p erformed in parallel by partitioning the search space into many small disjunct parts subtrees that can b e explored concurrently Wehave develop ed a scheme called searchfrontier splitting that can b e applied to breadth rst depthrst and b estrst search It partitions the search space into g subtrees that are taken from a searchfrontier containing no des n with the same cost value f n Searchfrontier splitting has two phases Initially all pro cessors generate synchronously the same searchfrontier and store the no des in their lo cal memories A search frontier is a level in the tree where all no des have the same costvalue Each no de represents an indivisible piece ork for the next phase Hence on a ppro cessor system the search frontier of w should b e chosen large enough so that it contains at least p no des In the asynchronous search phase each pro cessor selects a disjunct set of frontier no des and expands them in depthrst fashion When a pro cessor b ecomes idle it requests a work packet unpro cessed frontier no de from another pro cessor Work requests are forwarded from one pro cessor to the next until one of them has work to share When there are no work packets left the search space is exhausted and the search is terminated When a pro cessor nds a solution all others are informed by a broadcast Searchfrontier splitting is a general scheme It can b e employed in depthrst branch andb ound DFBB and in iterativedeep ening depthrst search IDA In DFBB the search continues until all no des have b een either explored or pruned due to inferiority Newly established b ounds are communicated to all pro cessors to improve the lo cal b ounds as so on as p ossible It seems natural to generate the searchfrontier iterativelyby incrementing the costvalue by the minimum amountuntil there are at least const p entries in the frontier no des array In our exp eriments wehavechosen const In the iterativedeep ening variant AIDA subsequent iterations are started on the previously established frontier no de arrays Work packets change ownership when they are sent to other pro cessors thereby improving the global loadbalance over the iterations Lightly loaded pro cessors whichhaveasked for work in the last iteration will b e b etter utilized in the next As a consequence the communication
Recommended publications
  • The Helios Operating System
    The Helios Operating System PERIHELION SOFTWARE LTD May 1991 COPYRIGHT This document Copyright c 1991, Perihelion Software Limited. All rights reserved. This document may not, in whole or in part be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine readable form without prior consent in writing from Perihelion Software Limited, The Maltings, Charlton Road, Shepton Mallet, Somerset BA4 5QE. UK. Printed in the UK. Acknowledgements The Helios Parallel Operating System was written by members of the He- lios group at Perihelion Software Limited (Paul Beskeen, Nick Clifton, Alan Cosslett, Craig Faasen, Nick Garnett, Tim King, Jon Powell, Alex Schuilen- burg, Martyn Tovey and Bart Veer), and was edited by Ian Davies. The Unix compatibility library described in chapter 5, Compatibility,im- plements functions which are largely compatible with the Posix standard in- terfaces. The library does not include the entire range of functions provided by the Posix standard, because some standard functions require memory man- agement or, for various reasons, cannot be implemented on a multi-processor system. The reader is therefore referred to IEEE Std 1003.1-1988, IEEE Stan- dard Portable Operating System Interface for Computer Environments, which is available from the IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Pis- cataway, NJ 08855-1331, USA. It can also be obtained by telephoning USA (201) 9811393. The Helios software is available for multi-processor systems hosted by a wide range of computer types. Information on how to obtain copies of the Helios software is available from Distributed Software Limited, The Maltings, Charlton Road, Shepton Mallet, Somerset BA4 5QE, UK (Telephone: 0749 344345).
    [Show full text]
  • ISRA VISION at a Glance
    ISRA VISION Initiating Coverage 18 February 2019 Better than the human eye – Growth story is expected continue In a highly fragmented market environment ISRA VISION ranks Target price (EUR) 36 Share price (EUR) 28 among the leading players for machine vision technologies with a strong focus on software solutions. Driven by market trends as well as R&D efforts, we expect ISRA’s growth story to continue and Forecast changes forecast a revenue growth CAGR of 10.4% until FY 2022/23e. EBIT % 2019e 2020e 2021e is expected to increase by 10.6% during this period. In addition to organic growth, M&A driven growth is very likely. We initiate the Revenues NM NM NM EBITDA NM NM NM coverage of ISRA VISION with Buy and a TP of EUR 36.00. EBIT adj NM NM NM EPS reported NM NM NM EPS adj NM NM NM ISRA VISION among the technology leaders Source: Pareto ISRA is one of the leading providers for machine vision solutions with specialisation in 3D machine vision. The company’s Ticker ISRG.DE, ISR GR competences are mainly concentrated around the internally Sector Industrials developed software application. Future demand is driven by more Shares fully diluted (m) 21.9 Market cap (EURm) 605 complexity and miniaturization, quality requirements and entering Net debt (EURm) -18 into new markets. Customer benefits are cost savings, process Minority interests (EURm) 2 optimization, higher flexibility and a ROI of clearly <1 year. Enterprise value 19e (EURm) 590 Free float (%) 65 Growth story should continue - 5yrs growth CAGR of 10.4% The well diversified customer base in various end-markets helps ISRA to reduce cyclicality.
    [Show full text]
  • Uva-DARE (Digital Academic Repository)
    UvA-DARE (Digital Academic Repository) Scalable distributed data structures for database management Karlsson, S.J. Publication date 2000 Document Version Final published version Link to publication Citation for published version (APA): Karlsson, S. J. (2000). Scalable distributed data structures for database management. General rights It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons). Disclaimer/Complaints regulations If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: https://uba.uva.nl/en/contact, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible. UvA-DARE is a service provided by the library of the University of Amsterdam (https://dare.uva.nl) Download date:11 Oct 2021 atabasee Management Scalablee Distributed Data Structures s for r Databasee Management Academischh Proefschrift terr verkrijging van de graad van doctor aann de Universiteit van Amsterdam opp gezag van de Rector Magnificus prof.. dr. J. J. M. Franse tenn overstaan van een door het collegee voor promoties ingestelde commissie, inn het openbaar te verdedigen inn de Aula der Universiteit opp donderdag 14 december 2000, te 11.00 uur doorr Jonas S Karlsson geborenn te Enköping, Sweden Promotor:: Prof.
    [Show full text]
  • STATUS REPORT Sc? (1@’Rq» Lu? Ul __ V? 211 — Q CERN Participation in the GP MIMD ESPRIT Project
    CERN LIBRARIES, GENEVA CERN/DRDU 9 1-12 Danc/M5 llltlllllllllulll II\)Illll|lI)I|l)H)|lllllI|ll)) afch , ;, — P A $(100000690 <_ fri · \ xg ·-J ’ STATUS REPORT Sc? (1@’rQ» lu? Ul __ V? 211 — Q CERN participation in the GP MIMD ESPRIT project P.C. Burkimsher, R.W. Dobinson ' , A. King, B. Martin, and I.M. Willers, CERN. J—L. Pages, University of Lausanne A. Schneider, University of Geneva. In collaboration with INMOS (UK), lead partner. Meiko (UK), Parsys (UK), Parsytec (D) and Telmat (F), main partners. and Grupo APD (E), INESC (P), Siemens (D), SICS (S), Southampton University (UK), IRISA (F) OCR Output spokesman z JMU Introduction A proposal was submitted to ESPRIT in January 1990 by INMOS and four European manufacturers of Transputer based computers. The aim of the proposal is to develop high performance parallel processing computers using a new generation of Transputers. ESPRIT is the EEC supported European Strategic Programme for Research and Development in Information Technology. The technical, manpower and budget details of the project are contained in the technical annex [l] of the official contract that has been signed by the lead and main project partners with the EEC. CERN has taken part in the preparatory work for the GP MIMD ESPRIT proposal and must now decide on the continuation of this work within the framework of the approved project. Transputer Technology Today's microprocessors make available on a single chip a significant fraction of the computing performance of a traditional mainframe. A recent trend has been to construct very powerful computing systems of interconnected microprocessors: up to hundreds or even thousands of processor nodes, each with local memory, joined by a fast switching network.
    [Show full text]
  • ALTERNATING-DIRECTION LINE-RELAXATION METHODS on MULTICOMPUTERS* J)RN HOFHAUS and ERIC E VAN DE VELDE$ Abstract
    SIAM J. ScI. COMPUT. () 1996 Society for Industrial and Applied Mathematics Vol. 17, No. 2, pp. 454-478, March 1996 010 ALTERNATING-DIRECTION LINE-RELAXATION METHODS ON MULTICOMPUTERS* J)RN HOFHAUS AND ERIC E VAN DE VELDE$ Abstract. We study the multicomputer performance of a three-dimensional Navier-Stokes solver based on alternating-direction line-relaxation methods. We compare several multicomputer implementations, each of which combines a particular line-relaxation method and a particular distributed block-tridiagonal solver. In our experiments, the problem size was determined by resolution requirements of the application. As a result, the granularity of the computations of our study is finer than is customary in the performance analysis of concurrent block-tridiagonal solvers. Our best results were obtained with a modified half-Gauss-Seidel line-relaxation method implemented by means of a new iterative block-tridiagonal solver that is developed here. Most computations were performed on the Intel Touchstone Delta, but we also used the Intel Paragon XP]S, the Parsytec SC-256, and the Fujitsu S-600 for comparison. Key words. Navier-Stokes equations, concurrency, parallelism, block-tridiagonal systems, tridiagonal systems, ADI, alternating directions AMS subject classifications. 65M20, 65N40, 65Y05, 76C05, 76M20 1. Introduction. When using alternating-direction line-relaxation methods for systems of partial-differential equations discretized on a rectangular grid, one must solve many block- tridiagonal systems of linear equations in every relaxation step. This type of computation surfaces in many applications. In our work, we faced it when parallelizing a highly vectorized solver for the three-dimensional, unsteady, and incompressible Navier-Stokes equations [4] for use on multicomputers.
    [Show full text]
  • Implementation of an Environment for Monte Carlo Simulation of Fully 3-D Positron Tomography on a High-Performance Parallel Platform
    Parallel Computing 24 (1998) 1523±1536 Implementation of an environment for Monte Carlo simulation of fully 3-D positron tomography on a high-performance parallel platform Habib Zaidi *, Claire Labbe, Christian Morel Division of Nuclear Medicine, Geneva University Hospital CH-1211 Geneva 4, Switzerland Received 15 January 1998; received in revised form 15 April 1998 Abstract 12/02/1998 ext-2001-007 This paper describes the implementation of the Eidolon Monte Carlo program designed to simulate fully three-dimensional (3-D) cylindrical positron tomographs on a MIMD parallel architecture. The original code was written in Objective-C and developed under the NeXT- STEP development environment. Dierent steps involved in porting the software on a parallel architecture based on PowerPC 604 processors running under AIX 4.1 are presented. Basic aspects and strategies of running Monte Carlo calculations on parallel computers are de- scribed. A linear decrease of the computing time was achieved with the number of computing nodes. The improved time performances resulting from parallelisation of the Monte Carlo calculations makes it an attractive tool for modelling photon transport in 3-D positron tomography. The parallelisation paradigm used in this work is independent from the chosen parallel architecture. Ó 1998 Elsevier Science B.V. All rights reserved. Keywords: Monte Carlo simulation; Positron emission tomography; Random numbers; Image recon- struction; Parallel computer 1. Introduction Positron emission tomography (PET) is a well-established imaging modality which provides physicians with information about the body's chemistry not available through any other procedure. Three-dimensional (3-D) PET provides qualitative and * Corresponding author. E-mail: [email protected] 0167-8191/98/$ ± see front matter Ó 1998 Elsevier Science B.V.
    [Show full text]
  • Logp: Towards a Realistic Model of Parallel Computation
    LogP: Towards a Realistic Model of Parallel Computation David Culler, Richard Karp,y David Patterson, Abhijit Sahay, Klaus Erik Schauser, Eunice Santos, Ramesh Subramonian, and Thorsten von Eicken Computer Science Division, University of California, Berkeley Abstract A vast body of theoretical research has focused either on overly simplistic models of parallel computation, notably the PRAM, or overly specific models that have few representatives in the real world. Both kinds of models encourage exploitation of formal loopholes, rather than rewarding development of techniques that yield performance across a range of current and future parallel machines. This paper offers a new parallel machine model, called LogP, that reflects the critical technology trends underlying parallel computers. It is intended to serve as a basis for developing fast, portable parallel algorithms and to offer guidelines to machine designers. Such a model must strike a balance between detail and simplicity in order to reveal important bottlenecks without making analysis of interesting problems intractable. The model is based on four parameters that specify abstractly the computing bandwidth, the communi- cation bandwidth, the communication delay, and the efficiency of coupling communication and computation. Portable parallel algorithms typically adapt to the machine configuration, in terms of these parameters. The utility of the model is demonstrated through examples that are implemented on the CM-5. Keywords: massively parallel processors, parallel models, complexity analysis, parallel algo- rithms, PRAM 1 Introduction Our goal is to develop a model of parallel computation that will serve as a basis for the design and analysis of fast, portable parallel algorithms, i.e., algorithms that can be implemented effectively on a wide variety of current and future parallel machines.
    [Show full text]
  • Uva-DARE (Digital Academic Repository)
    UvA-DARE (Digital Academic Repository) A Communication Kernel for Parallel Programming Support on a Massively Parallel Processor System Overeinder, B.J.; Vesseur, J.J.J.; van der Linden, F.; Sloot, P.M.A. Publication date 1995 Published in Proceedings of the Workshop on Parallel Programming and Computation (ZEUS'95) and the 4th Nordic Transputer Conference (NTUG'95) Link to publication Citation for published version (APA): Overeinder, B. J., Vesseur, J. J. J., van der Linden, F., & Sloot, P. M. A. (1995). A Communication Kernel for Parallel Programming Support on a Massively Parallel Processor System. In L. Finmo, & P. Fritzon (Eds.), Proceedings of the Workshop on Parallel Programming and Computation (ZEUS'95) and the 4th Nordic Transputer Conference (NTUG'95) (pp. 259-266). IOS Press. General rights It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons). Disclaimer/Complaints regulations If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: https://uba.uva.nl/en/contact, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible. UvA-DARE is a service provided by the library of the University of Amsterdam (https://dare.uva.nl) Download date:01 Oct 2021 A Communication Kernel for Parallel Programming Support on a Massively Parallel Processor System B.
    [Show full text]
  • TNMOC-Newsletter-Q1-2015.Pdf
    InSync Members’ News TNMoC will be hosting a Members’ Open Day on Saturday 28th March 2015, 10:00am for 10:30am. This is your opportunity to share your ideas regarding the future of the membership programme. Important changes are afoot both in the museum and in the Members’ organisation. We want you to be amongst the first to hear about them. In particular, we are keen to consult more with Members and to enable you to become more involved in the Museum. We’d like to share our plans with you during the open day and hear your views, so we hope that you will be able to attend. The programme for the day will include an exclusive, in-depth look at the Cambridge University EDSAC reconstruction. If you’ve been to the museum recently you’ll have seen that the project is progressing very well. Members of the EDSAC team will be there to tell you all about it. Volunteers and the Museum’s management team will be on hand to chat with Members about the museum and its ever-changing range of exhibits. If there is sufficient interest we will arrange one or more specialist guided tours for Members. Full details will be sent to you nearer the time. If you have any questions you are invited to contact John Linford at [email protected]. In the meantime, please put the Open Day in your diary. We look forward to seeing you! Connecting with the Museum of Computing Keep up to date with the latest information from the museum by visiting our various social media and website presences.
    [Show full text]
  • A High-Performance, Portable Implementation of the MPI Message
    A HighPerformance Portable Implementation of the MPI Message Passing Interface Standard William Gropp Ewing Lusk Mathematics and Computer Science Division Argonne National Lab oratory Nathan Doss Anthony Skjellum Department of Computer Science NSF Engineering Research Center for CFS y Mississippi State University Abstract MPI Message Passing Interface is a sp ecication for a standard library for message passing that was dened by the MPI Forum a broadly based group of parallel com puter vendors library writers and applications sp ecialists Multiple implementations of MPI havebeendevelop ed In this pap er we describ e MPICH unique among existing implementations in its design goal of combining p ortability with high p erformance We do cument its p ortability and p erformance and describ e the architecture bywhichthese features are simultaneously achieved We also discuss the set of to ols that accompany the free distribution of MPICH which constitute the b eginnings of a p ortable parallel programming environment A pro ject of this scop e inevitably imparts lessons ab out parallel computing the sp ecication b eing followed the currenthardware and software environment for parallel computing and pro ject management we describ e those we have learned Finallywe discuss future developments for MPICH including those nec essary to accommo date extensions to the MPI Standard now b eing contemplated by the MPI Forum Intro duction The messagepassing mo del of parallel computation has emerged as an expressive e cient and wellundersto o d paradigm
    [Show full text]
  • The Helios File Server Installation Information
    The Helios File Server Installation Information PERIHELION SOFTWARE LTD November 1990 Copyright This document Copyright °c 1991, Perihelion Software Limited. All rights re- served. This document may not, in whole or in part be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine read- able form without prior consent in writing from Perihelion Software Limited, The Maltings, Charlton Road, Shepton Mallet, Somerset BA4 5QE, UK. This manual is Edition 2.0, November 1990. Acorn and ARM are trademarks of Acorn Computers Ltd. Amiga is a registered trademark of Commodore-Amiga, Inc. Apple is a registered trademark of Apple Computers, Inc. Atari is a trademark of the Atari Corporation. Commodore is a registered trademark of Commodore Electronics, Ltd. Ethernet is a trademark of Xerox Corporation. Helios is a trademark of Perihelion Software Limited. IBM is a registered trademark of International Business Machines, Inc. Inmos, occam, T414, T425 and T800 are trademarks of the Inmos group of companies. Intel and iPSC are registered trademarks of Intel Corporation. Macintosh is a trademark of Apple Computers, Inc. Meiko and Cesius are trademarks of Meiko Limited. Motorola is a trademark of Motorola, Inc. MS-DOS is a registered trademark of The Microsoft Corporation. Parsytec, Paracom and SuperCluster are trademarks of Parsytec GmbH. POSIX refers to the standard de¯ned by IEEE Standard 1003.1-1988; Posix refers to the library calls based upon this standard. Transtech is a trademark of Transtech Devices Ltd. Sun, SunOs and SunView are trademarks of Sun Microsystems. Telmat and T.Node are trademarks of Telmat Informatique. Unix is a registered trademark of AT&T.
    [Show full text]
  • Versatility of Bulk Synchronous Parallel Computing: from the Heterogeneous Cluster to the System on Chip
    Dissertation Versatility of Bulk Synchronous Parallel Computing: From the Heterogeneous Cluster to the System on Chip Olaf Bonorden Fakultät für Elektrotechnik, Informatik und Mathematik Institut für Informatik und Heinz Nixdorf Institut February 2008 ii Zusammenfassung Der Bedarf an Rechenleistung in den Wissenschaften und der Industrie steigt ständig an. Bei der Entwicklung schnellerer Prozessoren gelangt man allerdings an physi- kalische Grenzen, so dass zur weiteren Leistungssteigerung sehr viele Prozessoren zusammen als Parallelcomputer benutzt werden müssen. Zur Nutzung dieser Super- computer ist es wichtig, allgemeine Modelle und Werkzeuge zu haben, die es erlau- ben, unabhängig von der speziellen Hardware effiziente Algorithmen zu entwickeln und zu implementieren. In dieser Dissertation werden Modelle für parallele Systeme vorgestellt, ein Über- blick über Algorithmen für diese Modelle gegeben und effiziente Implementierungen für verschiedene Architekturen entwickelt. Der Schwerpunkt liegt dabei auf der Fami- lie der Bulk Synchronous Parallel Modelle, da diese die Entwicklung portabler, aber trotzdem effizienter paralleler Programme erlauben. Für die Implementierungen werden zwei Architekturen betrachtet: ein On-Chip- Parallelcomputer und Workstation-Cluster. Im Bereich des On-Chip-Systems zeigt die Arbeit, wie das benutzte Modell die Entwicklung applikationsunabhängiger, effizien- ter, paralleler Systeme unterstützen kann. Die Workstation-Cluster, auf denen nur freie Rechenkapazitäten genutzt werden dürfen, stehen auf der anderen Seite des Spektrums paralleler Systeme. Sie unter- scheiden sich vom On-Chip-System nicht nur durch viel größere Latenzen, geringe- re Kommunikationsbandbreite und größeren Arbeitsspeicher, sie können auch hete- rogen sein, d. h., verschiedene Computertypen enthalten. Hierdurch und durch die variable, sich ständig ändernde, nutzbare Rechenkapazität der einzelnen Knoten er- geben sich besondere Herausforderungen, z. B.
    [Show full text]