Devcon On-Site

Total Page:16

File Type:pdf, Size:1020Kb

Devcon On-Site COURSE SELECTOR GUIDE 1 of 8 DevCon On-Site make it easier to apply digital-filtering and signal-processing ˾ Labs should take up half or more of your seminar techniques in embedded control systems. The presentation briefly reviews the basics of digital filters and associated design tools ˾ Half-day seminars should be 3 to 4 hours long, and then describes practical design details. Topics covered and 6 to 7 hours long for full-day seminars include the impact of analog-to-digital converter (ADC) characteristics and floating-point math on the effectiveness of ˾ You can go to www.renesasinteractive.com and click on performing digital filtering with an MCU. DevCon 2010 link for access to presentations and other materials ˾ LECTURE Introduction to ADC Implementation – 60 Minutes Introduction – Proposed for all DevCon – Introduction On-Site Seminars Different types and designs of analog-to-digital converters (ADCs) provide different levels of performance and have specific ˾ Introduction to our Next Generation “Renesas Extreme pros and cons. This session focuses on the characteristics that (RX)” MCU Architecture are most relevant to several key applications, to make it easier to match the choice of an ADC implementation to the system – 60 minutes requirements of a particular project. – Introduction This session provides technical details on the industry’s first ˾ LECTURE Application Code Reprogramming Using 200-MHz MCU architecture: Renesas’ next-generation 16/32-bit Different Serial Communication Protocols platform, called “Renesas Extreme” (RX). The presentation – 60 Minutes describes the RX’s best-in-class performance, superior code – Introduction density, unique peripheral features, and ability to provide high This session explains what a bootloader is, what its requirements throughput while consuming minimum power (500µA/MHz). are, and what its different structures are. It also discusses the Upcoming MCUs based on the RX architecture are discussed, communication interfaces that a bootloader can use, as well as as is the compatibility that the devices maintain with existing the general structure of an application with a bootloader. Key products. That compatibility lets customers reuse and build upon features of Renesas MCUs on-chip flash memory are described, engineering investments made when applying the products in our and several examples show how to implant a bootloader on current MCU lineup. Finally, the session highlights our commit - R8C and M16C chips, among others. Further, the session ment to keep adding enhanced MCUs to our existing product briefly introduces the standard currently applied for the lines by boosting speeds, decreasing operating voltages, cutting CAN Bootloader in automotive applications. power consumption, and adding flexible peripherals that provide smooth MCU migration paths. (ID 400 & ID 402 combined) ˾ LECTURE Noise Fundamentals and Techniques for Minimizing EMI Problems System Design Technologies – 60 Minutes – Introduction ˾ LECTURE Hardware Design Fundamentals for Electromagnetic interference noise is either a nuisance or a MCU-based Embedded Systems major problem in many types of embedded systems. Moreover – 60 Minutes the solution is often elusive. This session shines the spotlight of – Introduction experience and technical insight gained by many engineers who Tips for avoiding some of the problems that commonly occur have dealt with this issue for many years. The emphasis is on in the development of embedded systems are provided in this providing practical advice for reducing the effects of EMI to DevCon session. The practical solutions presented are based on negligible levels. the wealth of application- and field-engineering experience ˾ LECTURE Walking the Low-power/High-performance accumulated by members of the global Renesas support staff. Tightrope in Portable or Battery-operated Equipment ˾ LECTURE Performing Digital Filtering on an MCU – 60 Minutes – 60 Minutes – Introduction – Introduction This session will deal with design considerations for battery- It’s possible to eliminate analog filters and save cost and space operated, portable equipment using low power MCUs with by implementing digital filters in firmware. This DevCon 2010 high integration, and analog signal processing capability, taking session shows how recently some introduced Renesas MCUs advantage of multiple internal clocks and special low power DevCon On-Site COURSE SELECTOR GUIDE 2 of 8 modes. Tradeoffs of MCU clocking versus performance and ways to maximize battery life will be discussed, as well as Security methods to take advantage of ultra-low power standby modes, while at the same time maintaining a real-time-counter for ˾ LECTURE Case Studies of Embedded Security date/time-of-day function. Applications ˾ LAB 78K0R Low Power Lab – 60 Minutes – Introduction – 120 Minutes – Introduction Machine-to-Machine (M2M) authentication based on the Renesas Board ID product is a robust and cost-effective security The features of 78K0R MCUs that make them excellent choices solution for technology vendors and equipment manufacturers of low-power applications are explored in this DevCon 2010 in industry sectors in which IP theft, product misuse and other laboratory session. The 78K0R-KE3l Demo Board is used to criminal activities are important concerns. The presentation in explore the valuable low-power modes that the devices provide. this session incorporates a series of use case studies illustrate ˾ LAB A Flexible Flash Rewrite Application how the Board ID solution is implemented and highlighting the – 120 Minutes valuable benefits that this technology delivers. – Introduction ˾ LAB Tutorial on Board ID Solution Design Tools This laboratory session describes a flash rewriting application – 60 Minutes that is independent of the communications medium. To over - – Advanced come the problems that can be caused when communication This laboratory session features a Machine-to-Machine (M2M) paths are unreliable – as they sometimes are with a wireless con - authentication demonstration based on the Board ID design kit nection – this application sends the file in packets. The presenta - that includes the BSS, Board ID security stack and reference tion illustrates how the application reassembles the packets on software for the host authenticator processor. The hands-on the MCU while the user application is still running, and then experience shows how the robust security provided by the saves them into external storage. A demonstration shows that, Board ID authentication solution can be incorporated into a after the image file is downloaded, the MCU can be reset when target system. convenient and the bootloader will flash the new image. ˾ LECTURE Essentials on Latest Safety Norms, Operating Systems IEC/UL 60730 – 60 Minutes ˾ LAB Getting Started with a Real-Time Kernel – Intermediate – 4 hours For many types of products with electronic controls, compliance – Introduction to the IEC/UL 60730 standard is mandatory for sales in major For engineers accustomed to designing software around a single global markets. This DevCon session explains the latest safety infinite loop, real-time kernels can be a source of a multitude of requirements specified in the standard and discusses issues questions. What are the advantages of using a kernel? How does related to implementing the required test routines. It also details application code interface to a kernel? What demands does a the solutions Renesas has developed to facilitate the process of kernel place on a system's hardware? These questions and obtaining a certificate of compliance. many others commonly asked by new kernel users will be ˾ LAB Increase the Dynamic Range and Precision of answered in this engaging, hands-on module. Attendees will Digital Filters by using an MCU’s FPU (FAEs may get receive expert instruction on the services offered by real-time taught by the AE group, or the AEs may have to go on kernels, and will gain first-hand experience writing code that leverages these services. The module’s examples and coding the road to support) exercises will be based on Micriµm’s popular µC/OS-III kernel. – 120 Minutes Although the exercises will target the RX-based evaluation board – Advanced that accompanies the book µC/OS-III, The Real-Time Kernel, As this DevCon session explains, a floating point unit (FPU) the majority of the material presented in the class will be built into an MCU can enhance digital filter implementations. applicable to all Renesas MCUs. This point is illustrated by an examination of the features of the SH-2A FPU and a description of how it is applied in implement - ˾ LAB Software Development with an Open Source ing digital filters. An example of a typical digital filter design Real-Time Operating System based on an SH7216 chip shows how that MCU’s on-chip – 180 Minutes DMA can be used to automatically collect ADC samples. – Intermediate The device can implement advanced digital filters and still have This laboratory session emphasizes the software development plenty of performance left for executing other real-time tasks. techniques in an RTOS environment. We will use open source The hardware used for the demonstration is the Micrium system FreeRTOS as an example platform to demonstrate several RTOS board given to everyone who attends this session. features including multitasking, inter-task messaging, mutexes and semaphores. We will discuss preemptive scheduling, task DevCon On-Site COURSE SELECTOR GUIDE 3 of 8 priorities, resource starvation, priority inversion
Recommended publications
  • 08-02-2021 Agenda Packet.Pdf
    AGENDA DELANO CITY COUNCIL REGULAR MEETING August 2, 2021 DELANO CITY HALL, 1015 – 11th Avenue 5:30 P.M. IN ACCORDANCE WITH THE GOVERNOR NEWSOM’S EXECUTIVE ORDER #N-08-21, THIS MEETING WILL BE CONDUCTED FULLY VIA TELECONFERENCE, DUE TO THE CURRENT RESTRICTIONS BY SAID ORDER AND CENTERS FOR DISEASES CONTROL AND PREVENTION (CDC) GUIDELINES. THE PUBLIC WILL HAVE ACCESS TO CALL IN, LISTEN TO THE MEETING AND PROVIDE PUBLIC COMMENT. IN ACCORDANCE WITH GOVERNOR NEWSOM’S EXECUTIVE ORDER N-08-21, THERE WILL NOT BE A PHYSICAL LOCATION FROM WHICH THE PUBLIC MAY ATTEND. IN ORDER TO CALL INTO TH E MEETING PLEASE SEE THE DIRECTIONS BELOW. CALL TO ORDER INVOCATION FLAG SALUTE ROLL CALL PRESENTATIONS AND AWARDS Featured Pet – Tabitha PUBLIC COMMENT: The public may address the Council on items which do not appear on the agenda. The Council cannot respond nor take action on items that do not appear on the agenda but may refer the item to staff for further study or for placement on a future agenda. Comments are limited to 3 minutes for each person and 15 minutes on each subject. Please state your name and address for the record. CONSENT AGENDA: The Consent Agenda consists of items that in staff’s opinion are routine and non-controversial. These items are approved in one motion unless a Councilmember or member of the public removes a particular item. 1) Authorization to waive the reading of any ordinance in its entirety and consenting to the reading of such ordinances by title only 2) Warrant Register in the amount of $3,044,398.54 3) Minutes of regular City Council Meeting of July 19, 2021 4) Acceptance and Approval of the City of Delano Quarterly Investment Report 5) Resolution adopting the 2020-2021 Kern Multi-Jurisdiction Hazard Mitigation Plan (MJHMP) 6) Approval of agreement with Youth Educational Sports, Inc.
    [Show full text]
  • 8-Bit All Flash 78K0 Microcontrollers 78K0S
    For further information, please contact: NEC Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/ [America] [Europe] [Asia & Oceania] NEC Electronics America, Inc. NEC Electronics (Europe) GmbH NEC Electronics (China) Co., Ltd 8-bit All Flash 2880 Scott Blvd. Arcadiastrasse 10 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian Santa Clara, CA 95050-2554, U.S.A. 40472 Düsseldorf, Germany District, Beijing 100083, P.R.China Tel: 408-588-6000 Tel: 0211-65030 Tel: 010-8235-1155 800-366-9782 http://www.eu.necel.com/ http://www.cn.necel.com/ http://www.am.necel.com/ Hanover Office Shanghai Branch Podbielskistrasse 166 B Room 2509-2510, Bank of ChinaTower, 30177 Hannover 200Y incheng Road Central, Tel: 0 511 33 40 2-0 Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 Munich Office http://www.cn.necel.com/ Werner-Eckert-Strasse 9 81829 München Shenzhen Branch Tel: 0 89 92 10 03-0 Unit 01, 39/F, Excellence Times Square Building, Stuttgart Office No. 4068 Yi Tian Road, Futian District, Shenzhen, Industriestrasse 3 P.R.China P.C:518048 70565 Stuttgart Tel:0755-8282-9800 Tel: 0 711 99 01 0-0 http://www.cn.necel.com/ United Kingdom Branch NEC Electronics Hong Kong Ltd. Cygnus House, Sunrise Parkway Unit 1601-1613, 16/F., Tower 2, Grand Century Place, Linford Wood, Milton Keynes 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong MK14 6NP, U.K. Tel: 2886-9318 Tel: 01908-691-133 http://www.hk.necel.com/ Succursale Française 9, rue Paul Dautier, B.P.
    [Show full text]
  • Familias De Microcontroladores
    INTRODUCCION Un microcontrolador es un circuito integrado tiene en su interior todas las características de un computador, es decir, programa y circuitos periféricos para CPU, RAM, una memoria de entrada y salida. Muy regularmente los microcontroladores poseen además convertidores análogo - digital, temporizadores, contadores y un sistema para permitir la comunicación en serie y en paralelo. Se pueden crear muchas aplicaciones con los microcontroladores. Estas aplicaciones de los microcontroladores son ilimitadas, entre ellas podemos mencionar: sistemas de alarmas, iluminación, paneles publicitarios, etc. Controles automáticos para la Industria en general. Entre ellos control de motores DC/AC y motores de paso a paso, control de máquinas, control de temperatura, tiempo; adquisición de datos mediante sensores, etc. HISTORIA El primer microprocesador fue el Intel 4004 de 4 bits, lanzado en 1971, seguido por el Intel 8008 y otros más capaces. Sin embargo, ambos procesadores requieren circuitos adicionales para implementar un sistema de trabajo, elevando el costo del sistema total. Los ingenieros de Texas Instruments Gary Boone y Michael Cochran lograron crear el primer microcontrolador, TMS 1000, en 1971; fue comercializado en 1974. Combina memoria ROM, memoria RAM, microprocesador y reloj en un chip y estaba destinada a los sistemas embebidos.2 Debido en parte a la existencia del TMS 1000,3 Intel desarrolló un sistema de ordenador en un chip optimizado para aplicaciones de control, el Intel 8048, que comenzó a comercializarse en 1977.3 Combina memoria RAM y ROM en el mismo chip y puede encontrarse en más de mil millones de teclados de compatible IBM PC, y otras numerosas aplicaciones. El en ese momento presidente de Intel, Luke J.
    [Show full text]
  • "LISARM: Embedded ARM Platform Design and Optimization" Thesis
    POLITECNICO DI TORINO III Facolt`adi Ingegneria Corso di Laurea in Ingegneria Elettronica Tesi di Laurea LISARM: embedded ARM platform design and optimization Relatori: Prof. Guido Masera Ing. Maurizio Martina Ing. Fabrizio Vacca Candidato: Carlo Ceriani Aprile 2007 A mia madre, a mio padre e . a chi ha avuto ¯ducia in me I Acknowledgements Il primo e pi`ugrande ringraziamento va a mia madre, per il fondamentale supporto datomi in questi lunghi anni di studi, per non avermi mai fatto mancare la propria ¯ducia ed avermi saputo dare i giusti stimoli, soprattutto nei momenti pi`udi±cili. In queste righe non posso non ricordare mio padre, in particolare per avermi insegnato che, rimboccandosi le maniche ed avendo ¯ducia nelle proprie capacit`a,ci si pu`o sempre spingere oltre, allargando i propri orizzonti. Ringrazio il mio relatore, prof. Guido Masera, ed i miei corelatori, Maurizio Martina e Fabrizio Vacca, per le essenziali consulenze, per avermi saputo indirizzare negli snodi cruciali del mio lavoro e per avermi messo a disposizione le risorse di cui necessitavo. Ringrazio gli altri componenti del VLSILab, con i quali ho avuto il piacere di condividere questa esperienza, per essersi sempre dimostrati disponibili a risolvere una moltitudine di ordinari problemi presentatisi. Un particolare ringraziamento va a Federico Quaglio, per l'aiuto che mi ha dato sia nella fase di ricerca e sviluppo del progetto, che in quella di stesura di questo elaborato. Trattandosi dell'atto conclusivo di un lungo percorso di studi, ma anche e soprat- tutto per suggellare un tratto importante della mia vita, ringrazio tutti coloro che in questo cammino hanno saputo arricchire la mia vita di conoscenza, di esperienza, ma anche semplicemente di piacevoli momenti di svago.
    [Show full text]
  • Renesas Microcomputer All Flash 78K Microcontroller
    Renesas Microcomputer All Flash 78K Renesas Microcomputer Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes: 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or All Flash 78K technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Microcontroller 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
    [Show full text]
  • The Anatomy of the ARM Cortex-M0+ Processor
    The Anatomy of the ARM Cortex-M0+ Processor Joseph Yiu Embedded Technology Specialist 1 What is the Cortex-M0+ Processor? . 2009 – ARM® Cortex™-M0 processor released . Low gate count . High performance . Easy to use . Debug features . 2012 – Cortex-M0+ processor released . Same instruction set . Supports all existing features of Cortex-M0 . New features . Higher energy efficiency . Ready for future applications 2 What’s new? . Even better power efficiency . Clean sheet design – 2 stage pipeline . Better performance at the same frequency . Unprivileged execution level . 8 region Memory Protection Unit (MPU) . Faster I/O accesses . Vector table relocation . Low cost trace solution available . Various silicon integration features (e.g.16-bit flash support) 3 Why a New Design? Energy is the Key . Embedded products need even longer battery life . Need to have lower active power . But not compromise on performance . Low power control applications . Need to have faster I/O capability . But not higher operating frequency . Smarter designs . Need more sophisticated features . But not bigger silicon 4 Overview of the Cortex-M0+ Processor . Processor . ARMv6-M architecture . Easy to use, C friendly . Cortex-M series compatibility . Nested Vectored Interrupt Controller (NVIC) . Flexible interrupt handling . WIC support . Memory Protection Unit (MPU) . Debug from just 2 pins 5 Compact Instruction Set . Only 56 Instructions . 100% compatible with existing Cortex-M0 processor . Mostly 16-bit instructions . All instructions operate on the 32-bit registers . Option for single cycle 32x32 Maximum reuse of multiply Upwardexisting compatibility tools to andthe ARM Cortexecosystem-M3/Cortex -M4 6 Interrupt Handling . Nested Vectored Interrupt Cortex-M0+ Controller (NVIC) NMI NVIC Core .
    [Show full text]
  • Vector Microprocessors for Cryptography
    UCAM-CL-TR-701 Technical Report ISSN 1476-2986 Number 701 Computer Laboratory Vector microprocessors for cryptography Jacques Jean-Alain Fournier October 2007 15 JJ Thomson Avenue Cambridge CB3 0FD United Kingdom phone +44 1223 763500 http://www.cl.cam.ac.uk/ c 2007 Jacques Jean-Alain Fournier This technical report is based on a dissertation submitted April 2007 by the author for the degree of Doctor of Philosophy to the University of Cambridge, Trinity Hall. Technical reports published by the University of Cambridge Computer Laboratory are freely available via the Internet: http://www.cl.cam.ac.uk/techreports/ ISSN 1476-2986 Abstract Embedded security devices like ‘Trusted Platforms’ require both scalability (of power, performance and area) and flexibility (of software and countermea- sures). This thesis illustrates how data parallel techniques can be used to implement scalable architectures for cryptography. Vector processing is used to provide high performance, power efficient and scalable processors. A pro- grammable vector 4-stage pipelined co-processor, controlled by a scalar MIPS compatible processor, is described. The instruction set of the co-processor is defined for cryptographic algorithms like AES and Montgomery modular multiplication for RSA and ECC. The instructions are assessed using an in- struction set simulator based on the ArchC tool. This instruction set simu- lator is used to see the impact of varying the vector register depth (p) and the number of vector processing units (r). Simulations indicate that for vec- tor versions of AES, RSA and ECC the performance improves in O(log(r)). A cycle-accurate synthesisable Verilog model of the system (VeMICry) is implemented in TSMC’s 90nm technology and used to show that the best p area/power/performance trade-off is reached for r = 4 .
    [Show full text]
  • Rodney B. Bonser
    Rodney B. Bonser Embedded System Programming and Engineering: System Level Firmware Design Application Firmware Programming Hardware Test Firmware C and Assembly Language Programming Real-Time Operating System (RTOS) Programming and Integration Embedded Linux Applications Nucleus Plus, CMX I/O Drivers Tensilica Xtensa, ARM, Motorola 68XXX Software State Machines GDB and IDE Debugging Codewright, CodeWarrior PERL and C Software Utilities State & Task Diagramming Firmware Documentation EXPERIENCE Please Note: My expertise varies among the following tasks. Please inquire about experience with a particular skill or task. ALLERO Design Meadow Vista, CA 1/02 - Present Consulting Engineer Software: Embedded Linux on single board computer platform Temperature and humidity sensor monitoring PERL and C daemons & utilities Hardware: Portable preamp / amp for electric guitar Luxxon Corporation Mountain View, CA 12/00 - 1/02 Senior Firmware Engineer Firmware for the LUX2 Multimedia Processor chip Firmware: Member of the system level firmware design team Assembly and C language for Tensilica Xtensa RISC processor Programming under the Nucleus Plus RTOS Video / Audio synchronization Test and design verification firmware for the chip audio subsystem Debugging with GDB CodeWright IDE Software: PERL and C utilities Documentation: Firmware descriptions State & task relationship diagrams Wireless Link, Inc. Milpitas, CA 3/99 - 5/00 Consultant Engineering for cellular telephone products Firmware: Assembly and C language for ARM RISC processor Ported Nucleus Plus RTOS to ARM-based platform Simulated RTOS port under ARMulator (ARM processor simulator) CodeWarrior IDE Assembly and C language for NEC 78K IV microprocessor Multiple tasks running under CMX RTOS Remote programming of firmware into FLASH memory Software state machine for Telephone ringing Hook detection Tone generation DTMF detection and decoding CodeWright IDE Hardware: Level shifter board for serial communication Documentation: Firmware descriptions State & task relationship diagrams Schematic Vista Labs, Inc.
    [Show full text]
  • MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor
    Awards ................................................................................................................................................................ Common Bonds: MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor ONUR MUTLU ETH Zurich RICH BELGARD ......We are continuing our series of of performance optimization on the com- sions made in the MIPS project that retrospectives for the 10 papers that piler and keep the hardware design sim- passed the test of time. The retrospective received the first set of MICRO Test of ple. The compiler is responsible for touches on the design tradeoffs made to Time (“ToT”) Awards in December generating and scheduling simple instruc- couple the hardware and the software, 2014.1,2 This issue features four retro- tions, which require little translation in the MIPS project’s effect on the later spectives written for six of the award- hardware to generate control signals to development of “fabless” semiconductor winning papers. We briefly introduce control the datapath components, which companies, and the use of benchmarks these papers and retrospectives and in turn keeps the hardware design simple. as a method for evaluating end-to-end hope that you will enjoy reading them as Thus, the instructions and hardware both performance of a system as, among much as we have. If anything ties these remain simple, whereas the compiler others, contributions of the MIPS project works together, it is the innovation they becomes much more important (and that have stood the test of time. delivered by taking a strong position in likely complex) because it must schedule the RISC/CISC debates of their decade. instructions well to ensure correct and High-Performance Systems We hope the IEEE Micro audience, espe- high-performance use of a simple pipe- The second retrospective addresses three cially younger generations, will find the line.
    [Show full text]
  • TTL and CMOS Logic 74 Series
    TTL and CMOS logic 74 Series TTL and CMOS logic 74 Series ! Datasheets ¡¡ CLICK HERE for the TTL and CMOS logic listings! CLICK HERE for links to other useful datasheet sites! This page contains links to datasheets for all the IC's used in my projects, click the part number to read the datasheet. Some of these I scanned myself, others are located on others' pages or the manufacturer's website. If there are any broken links tell me. To read these datasheets you need to install Adobe Acrobat if you haven't already done so. The scanned datasheets are sometimes easiest to read if you select "Actual Size" in Adobe Acrobat's "View" menu. A number of these parts are obsolete, and several more will probably become obsolete very soon. I have saved local copies of all of the datasheets linked here, so that they will be preserved if the manufacturers decide to remove the datasheets from their websites. In this case I will replace the URL with a local link. If you find any broken links, let me know. Many IC's are made by multiple manufacturers, and there have been many rounds of mergers, aquisitions and consolidations in the semiconductor industry. Therefore the manufacturers listed here are not necessarily the ones whose IC's I used, but in all cases chips from a different manufacturer should be interchangeable. In general 74nn chips and 74LSnn chips can also be interchanged, I simply used what was available to me at the time. Part Description Manufacturer Size Notes ¡¡ ¡¡ ¡¡ ¡¡ ¡¡ http://www.datasheet4u.com/TTL/TTL.html (1 z 22)1.10.2007 17:46:45
    [Show full text]
  • Z86e04/E08 1 Cmos Z8 Otp Microcontrollers
    PRELIMINARY PRODUCT SPECIFICATION 1 Z86E04/E08 1 CMOS Z8 OTP MICROCONTROLLERS PRODUCT DEVICES Part Oscillator Operating Operating ROM Number Type VCC Temperature (KB) Package Z86E0412PEC Crystal 4.5V–5.5V –40°C/105°C 1 18-Pin DIP Z86E0412PSC1866 Crystal 4.5V–5.5V 0°C/70°C 1 18-Pin DIP Z86E0412PSC1903 RC 4.5V–5.5V 0°C/70°C 1 18-Pin DIP Z86E0412PEC1903 RC 4.5V–5.5V –40°C/105°C 1 18-Pin DIP Z86E0412SEC Crystal 4.5V–5.5V –40°C/105°C 1 18-Pin SOIC Z86E0412SSC1866 Crystal 4.5V–5.5V 0°C/70°C 1 18-Pin SOIC Z86E0412SSC1903 RC 4.5V–5.5V 0°C/70°C 1 18-Pin SOIC Z86E0412SEC1903 RC 4.5V–5.5V –40°C/105°C 1 18-Pin SOIC Z86E0812PEC Crystal 4.5V–5.5V –40°C/105°C 2 18-Pin DIP Z86E0812PSC1866 Crystal 4.5V–5.5V 0°C/70°C 2 18-Pin DIP Z86E0812PSC1903 RC 4.5V–5.5V 0°C/70°C 2 18-Pin DIP Z86E0812PEC1903 RC 4.5V–5.5V –40°C/105°C 2 18-Pin DIP Z86E0812SEC Crystal 4.5V–5.5V –40°C/105°C 2 18-Pin SOIC Z86E0812SSC1866 Crystal 4.5V–5.5V 0°C/70°C 2 18-Pin SOIC Z86E0812SSC1903 RC 4.5V–5.5V 0°C/70°C 2 18-Pin SOIC Z86E0812SEC1903 RC 4.5V–5.5V –40°C/105°C 2 18-Pin SOIC Several key product features of the extensive family of Zilog Z86E04/E08 CMOS OTP microcontrollers are presented in the above table.
    [Show full text]
  • Renesas Mpus & Mcus 78K MCU Selection Guide
    Renesas MPUs & MCUs 78K MCU Selection Guide www.renesas.com 2012.12 8-bit Single-Chip MCUs 78K0 and 78K0S MCUs Device Memory Clock I/O Bus Timer Serial Interface OCD Peripheral Functions Other ash fl C Commercial 2 C Applications Product name 2 I CSI CAN A/D converter IEBus name UART CSI, I CPU core I/O ports 8-bit timer ROM type UART, CSI UART, ΔΣ 16-bit timer Watch timer Watch Other timers PWM output External bus reception function (data/address) ROM size [KB] Other functions Watchdog timer Watchdog Multiplier/divider frequency [MHz] Emulation board RAM size [bytes] Real-time counter In-circuit emulator 8-bit A/D converter converter 8-bit D/A On-chip debugging Single voltage Maximum operating 10-bit A/D converter Package (size [mm]) UART supporting LIN UART [bits × bits, bits ÷ bits] On-chip oscillator [Hz] Subclock (32.768 kHz) 16-bit CSI with automatic transmission/ LCD [segments × commons] Power supply voltage [V] UART supporting LIN, CSI UART 78K0S/KU1+ μPD78F9200 1 Flash √ 128 10 8 M, − 8 −/− 11 −−−1 16 bits × 1, −−−−−−−−−−− − −4 −− −POC (2.1 V ± 0.1 V), 2.0 to 5.5 10-SSOP QB-MINI2 240 k 8 bits × 1 LVI (5.72) (MINICUBE2) μPD78F9201 2 78K0S QB-78K0SKX1 μPD78F9202 4 (IECUBE) μPD78F9500 1 − 8 bits × 1 − μPD78F9501 2 μPD78F9502 4 78K0S/KY1+ μPD78F9210 1 Flash √ 128 10 8 M, − 14 −/− 11 −−−1 16 bits × 1, −−−−−−−−−−− − −4 −− −POC (2.1 V ± 0.1 V), 2.0 to 5.5 16-SSOP 240 k 8 bits × 1 LVI Thickness: 1.44 mm, μPD78F9211 2 (5.72) 1.5 mm (4.4 × 5) μPD78F9212 4 16-WLBGA (2 × 2.3) 16-SDIP General Purpose (All Flash) (7.62) μPD78F9510 1 − 16-SSOP
    [Show full text]