DOCSLIB.ORG

Semiconductors 2009 Edition Emerging Research Devices

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Semiconductors 2009 Edition Emerging Research Devices INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2009 EDITION EMERGING RESEARCH DEVICES THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING TO INDIVIDUAL PRODUCTS OR EQUIPMENT. THE INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS: 2009 THE INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS: 2009 TABLE OF CONTENTS Scope 1 Difficult Challenges 2 Introduction...................................................................................................................................................2 Device Technologies....................................................................................................................................2 Materials Technologies ................................................................................................................................3 Nano-information Processing Taxonomy.........................................................................................3 Emerging Research Devices ...........................................................................................................4 Memory Taxonomy and Devices..................................................................................................................4 Memory Taxonomy .................................................................................................................................................5 Memory Devices .....................................................................................................................................................5 Logic and Alternative Information Processing Devices................................................................................8 Logic Devices ....................................................................................................................................................... 10 Non-FET, Non Charge-based “Beyond CMOS” Devices ...................................................................................... 17 Emerging Research Architectures.................................................................................................20 Introduction.................................................................................................................................................20 Logic Architecture Benchmarking ..............................................................................................................20 Architectural requirements for a competitive logic device ..................................................................................... 21 Architecture Assessment Methodology................................................................................................................. 21 Observations......................................................................................................................................................... 21 Quantitative Results.............................................................................................................................................. 22 Accelerators in the Future Logic Architecture Landscape..................................................................................... 23 Emerging Research Memory Architectures ...............................................................................................23 Introduction ........................................................................................................................................................... 23 Challenges in Memory Systems ........................................................................................................................... 23 Opportunities for Architectural Exploitation of Emerging Memory Devices ........................................................... 24 Research Needs ................................................................................................................................................... 24 Inference Computing..................................................................................................................................25 Introduction ........................................................................................................................................................... 25 Architecture for Inference...................................................................................................................................... 25 Architecture........................................................................................................................................................... 26 Algorithm Characteristics for Bayesian Inference ................................................................................................. 26 Performance Limits of Information Processing Architectures ....................................................................26 Emerging Memory and Logic Devices—A Critical Assessment ....................................................27 Introduction.................................................................................................................................................27 Technologies beyond CMOS .....................................................................................................................27 Overall Technology Requirements and Relevance Criteria .................................................................................. 27 Electronic Charge-based Nanoscale Devices....................................................................................................... 28 Alternate Computational-State-Variable Nanoscale Devices................................................................................ 29 Potential Performance Assessment for Memory and Logic Devices .........................................................29 Methodology ......................................................................................................................................................... 29 Results.................................................................................................................................................................. 31 THE INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS: 2009 Fundamental Guiding Principles— “Beyond CMOS” Information Processing ...............................41 Introduction.................................................................................................................................................41 Grand Challenges ......................................................................................................................................41 Computational State Variable(s) other than Solely Electron Charge .................................................................... 41 Non-thermal Equilibrium Systems......................................................................................................................... 41 Novel Energy Transfer Interactions ...................................................................................................................... 41 Nanoscale Thermal Management......................................................................................................................... 41 Sub-lithographic Manufacturing Process .............................................................................................................. 41 Alternative Architectures ....................................................................................................................................... 41 Endnotes/References ....................................................................................................................42 LIST OF FIGURES Figure ERD1 A Taxonomy for Emerging Research Information Processing Devices (The technology entries are representative but not comprehensive.)..............4 Figure ERD2 Exemplary Design Space for a NAND2 Circuit with Fan-out of 1 in Various New Emerging Research Switches. Red points are charge based; other points are examples of switches using other state variables ...................................22 Figure ERD3a-d Technology Performance Evaluation for a) STT MRAM, b) Nanothermal Memory, c) Nanoionic Memory, and d) Ferroelectric Memory.......................34 Figure ERD3e-h Technology Performance Evaluation for e) Electronic Effects Memory, f) Nanomechanical Memory, g) Macromolecular Memory, and h) Molecular Memory..........................................................................................................35 Figure ERD4a-d Technology Performance Evaluation for a) Unconventional Geometry MOSFETs, b) CNT MOSFETs, c) Nanowire, and d) Ge MOSFETs..............36 Figure ERD4e-h Technology Performance Evaluation for e) Tunnel MOSFETs, f) III-V Compound Semiconductor MOSFETs, g) GNR MOSFETs, and h) I MOSFETs.........................................................................................37 Figure ERD4i-l Technology Performance Evaluation for i) Negative Cg FETs, j) Atomic Switches, k) Spin Transistors, and l) NEMS Devices. ...................................38 Figure ERD4m-p Technology Performance Evaluation for m) Pseudospintronic Devices, n) SETs, o) Molecular Switches, and p) Spin Wave Devices. ...........................39 Figure ERD4q-r Technology Performance Evaluation for q) Nanomagnetic Devices, and r) Moving Domain Wall Devices.....................................................................40
Load more

Recommended publications
  • LNCMI Annual Report 2014
    2014 PUBLICATIONS List of Publications 2014 [1] B. Albertazzi, A. Ciardi, M. Nakatsutsumi, T. Vinci, J. B´eard,R. Bonito, J. Billette, M. Borghesi, Z. Burkley, S. N. Chen, T. E. Cowan, T. Herrmannsd¨orfer,D. P. Higginson, F. Kroll, S. A. Pikuz, K. Naughton, L. Romagnani, C. Riconda, G. Revet, R. Riquier, H.-P. Schlenvoigt, I. Yu. Skobelev, A.Ya. Faenov, A. Soloviev, M. Huarte- Espinosa, A. Frank, O. Portugall, H. P´epin, and J. Fuchs, \Laboratory formation of a scaled protostellar jet by coaligned poloidal magnetic field,” Science 346, 325{328 (2014). [2] Jack A. Alexander-Webber, Clement Faugeras, Piotr Kossacki, Marek Potemski, Xu Wang, Hee Dae Kim, Samuel D. Stranks, Robert A. Taylor, and Robin J. Nicholas, \Hyperspectral Imaging of Exciton Photoluminescence in Individual Carbon Nanotubes Controlled by High Magnetic Fields," Nano Letters 14, 5194{5200 (2014). [3] Rami Al-Oweini, Bassem S. Bassil, Jochen Friedl, Veronika Kottisch, Masooma Ibrahim, Marie Asano, Bineta Keita, Ghenadie Novitchi, Yanhua Lan, Annie Powell, Ulrich Stimming, and Ulrich Kortz, \Synthesis and Characterization of Multinuclear Manganese-Containing Tungstosilicates," Inorganic Chemistry 53, 5663{5673 (2014). [4] K. Andersson, M. Hammerstad, A. B. Tomter, H. Hersleth, A. K. Rohr, G. Zoppellaro, N. H. Andersen, G. K. Sandvik, G. E. Nilsson, A. Anne-Laure Barra, M. Hogbom, and A. Graslund, \Studies of the tyrosyl radicals and metal clusters in R2 of class la and lb ribonucleotide reductase," Journal Of Biological Inorganic Chemistry 19, S266 (2014). [5] A. Audouard, L. Drigo, F. Duc, X. Fabreges, L. Bosseaux, and P. Toulemonde, \Tunnel diode oscillator mea- surements of the upper critical magnetic field of FeTe0:5Se0:5," Journal of Physics-Condensed Matter 26, 185701 (2014).
    [Show full text]
  • Nanoelectronics: Nanoribbons on the Edge
    news & views abThis work on graphene nanopores is Add DNA certain to be the precursor to further studies in a variety of fields. Within the scope of nanopore sensing, there are numerous 1 ns avenues to explore using the graphene 0.2 s itself as an electrode to control the local electric potential and translocation rates, or c to monitor the transverse conductance of individual nucleotides as they pass through a pore9. Previous theoretical work suggests that the latter technique, if used in the proper geometry, could provide DNA sequencing 10 1 ns with a 0% error rate . Combined with recent 2 ms advances in the production of large-area high-quality graphene (sheets with up to a ++ + 30-inch diagonal)4, the results open the door ––– to a host of interesting explorations including the development of new membrane systems Figure 2 | Translocation of DNA through a graphene nanopore. a, Double-stranded DNA threading a for biosensing. ❐ graphene nanopore. Each coloured segment represents a different nucleotide. The software VMD 1.8.7, PyMOL1.2r1, and TubeGen 3.3 was used in preparation of the image. b, Characteristic conductance versus Zuzanna S. Siwy and Matthew Davenport are in the time signals of a graphene nanopore before and after the addition of DNA. c, The conductance signature Department of Physics and Astronomy, University of (top) of various DNA conformations (bottom) as they translocate through a graphene nanopore. Parts b California, Irvine, California 92697, USA. and c reproduced with permission from ref. 7, © 2010 ACS. e-mail: [email protected] References 1. Dekker, C.
    [Show full text]
  • Molecular and Polymer Nanodevices (Paper)
    Molecular and Polymer Nanodevices Nikolai Zhitenev National Institute of Standards and Technology Over past years, the research and engineering community has been intensively looking for possibilities to extend of the information processing technologies into post- CMOS era. Recently, Nanotechnology Research Initiative formed by leading semiconductor companies has formulated a set of research vectors (Welser et al., 2008) to guide and to coordinate these efforts. Based on the analysis of the ultimate limitations of the present technology and on the observations of the research and development trends, one of the recommendations is the search of devices operating with the state variables different from an electronic charge. A solid-state switch where the computational state is defined by the spatial locations of heavy particles such as ions, atoms or molecular conformations is one of such possibilities. Possible advantage of heavier information carriers can be easily illustrated (Cavin et al., 2006). Scaling of CMOS devices operating with electronic charge will eventually reach the limit when logic or memory state decays because of electron tunneling under the barriers. For a given barrier height and width that is limited by the material constraints and the device size and by the requirement of the minimal power dissipation, carriers such as ions or atom that are thousands time heavier than electron offer much greater stability to the computational state. Ironically, the use of heavy carriers is absolutely impractical in larger devices because of much lower mobility. However, in a device of a few nanometer size, the ion/atom transport can be fast enough for practical applications. Short molecules and macromolecules can be used as active material for such switching devices.
    [Show full text]
  • A Bipolar Electrochemical Approach to Constructive Lithography: Metal
    ARTICLE pubs.acs.org/Langmuir A Bipolar Electrochemical Approach to Constructive Lithography: Metal/Monolayer Patterns via Consecutive Site-Defined Oxidation and Reduction † † ‡ † † Assaf Zeira, Jonathan Berson, Isai Feldman, Rivka Maoz,*, and Jacob Sagiv*, † ‡ Departments of Materials and Interfaces and Chemical Research Support, The Weizmann Institute of Science, Rehovot 76100, Israel bS Supporting Information ABSTRACT: Experimental evidence is presented, demonstrat- ing the feasibility of a surface-patterning strategy that allows stepwise electrochemical generation and subsequent in situ metallization of patterns of carboxylic acid functions on the outer surfaces of highly ordered OTS monolayers assembled on silicon or on a flexible polymeric substrate. The patterning process can be implemented serially with scanning probes, which is shown to allow nanoscale patterning, or in a parallel stamping configuration here demonstrated on micrometric length scales with granular metal film stamps sandwiched between two monolayer-coated substrates. The metal film, consisting of silver deposited by evaporation through a patterned contact mask on the surface of one of the organic monolayers, functions as both a cathode in the printing of the monolayer patterns and an anodic source of metal in their subsequent metallization. An ultrathin water layer adsorbed on the metal grains by capillary condensation from a humid atmosphere plays the double role of electrolyte and a source of oxidizing species in the pattern printing process. It is shown that control over both the direction of pattern printing and metal transfer to one of the two monolayer surfaces can be accomplished by simple switching of the polarity of the applied voltage bias. Thus, the patterned metal film functions as a consumable “floating” stamp capable of two-way (forwardÀbackward) electrochemical transfer of both information and matter between the contacting monolayer surfaces involved in the process.
    [Show full text]
  • Nanoionics-Based Resistive Switching Memories
    REVIEW ARTICLES | INSIGHT Nanoionics-based resistive switching memories Many metal–insulator–metal systems show electrically induced resistive switching effects and have therefore been proposed as the basis for future non-volatile memories. They combine the advantages of Flash and DRAM (dynamic random access memories) while avoiding their drawbacks, and they might be highly scalable. Here we propose a coarse-grained classification into primarily thermal, electrical or ion-migration-induced switching mechanisms. The ion-migration effects are coupled to redox processes which cause the change in resistance. They are subdivided into cation-migration cells, based on the electrochemical growth and dissolution of metallic filaments, and anion-migration cells, typically realized with transition metal oxides as the insulator, in which electronically conducting paths of sub-oxides are formed and removed by local redox processes. From this insight, we take a brief look into molecular switching systems. Finally, we discuss chip architecture and scaling issues. 1,2 3,4 RAINER WASER * AND MASAKAZU AONO ‘M’ stands for a similarly large variety of metal electrodes including 1Institut für Werkstoffe der Elektrotechnik 2, RWTH Aachen University, 52056 electron-conducting non-metals. A first period of high research Aachen, Germany activity up to the mid-1980s has been comprehensively reviewed 2Institut für Festkörperforschung/CNI—Center of Nanoelectronics for elsewhere2–4. The current period started in the late 1990s, triggered Information Technology, Forschungszentrum Jülich, 52425 Jülich, Germany by Asamitsu et al.5, Kozicki et al.6 and Beck et al.7. 3Nanomaterials Laboratories, National Institute for Material Science, Before we turn to the basic principles of these switching 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan phenomena, we need to distinguish between two schemes with 4ICORP/Japan Science and Technology Agency, 4-1-8 Honcho, Kawaguchi, respect to the electrical polarity required for resistively switching Saitama 332-0012, Japan MIM systems.
    [Show full text]
  • A Nanoscale Study of Mosfets Reliability and Resistive Switching in RRAM Devices
    ADVERTIMENT. Lʼaccés als continguts dʼaquesta tesi queda condicionat a lʼacceptació de les condicions dʼús establertes per la següent llicència Creative Commons: http://cat.creativecommons.org/?page_id=184 ADVERTENCIA. El acceso a los contenidos de esta tesis queda condicionado a la aceptación de las condiciones de uso establecidas por la siguiente licencia Creative Commons: http://es.creativecommons.org/blog/licencias/ WARNING. The access to the contents of this doctoral thesis it is limited to the acceptance of the use conditions set by the following Creative Commons license: https://creativecommons.org/licenses/?lang=en Universitat Autònoma de Barcelona Escola d’Enginyeria Electronic Engineering Department A nanoscale study of MOSFETs reliability and Resistive Switching in RRAM devices A dissertation submitted by Qian Wu in fulfillment of the requirements for the Degree of Doctor of Philosophy in Electronic and Telecommunication Engineering Supervised by Dr. Marc Porti i Pujal Bellaterra, November 2016 Universitat Autònoma de Barcelona Escola d’Enginyeria Electronic Engineering Department Dr. Marc Porti i Pujal, associate professor of the Electronic Engineering Department of the Universitat Autònoma de Barcelona, Certifies That the dissertation: A nanoscale study of MOSFETs reliability and Resistive Switching in RRAM devices submitted by Qian Wu to the School of Engineering in fulfillment of the requirements for the Degree of Doctor in the Electronic and Telecommunication Engineering Program, has been performed under his supervision. Dr. Marc Porti Bellaterra, November of 2016 To my family Acknowledgement The four years’ doctoral study is a significant and unforgettable experience for me. Many kind-hearted people give me a great amount of help, professional advice and encouragement.
    [Show full text]
  • Nanoionics of Advanced Superionic Conductors
    306 Ionics 11 (2005) Nanoionics of Advanced Superionic Conductors A.L. Despotuli, A.V. Andreeva and B. Rambabu* Institute of Microelectronics Technology & High Purity Materials RAS, 142432 Chernogolovka, Moscow Region, Russia *Southern University and A&M College, Baton Rouge, Louisiana, 70813 USA ~E-mail: [email protected] (A.L. Despotuli) Abstract. New scientific direction - nanoionics of advanced superionic conductors (ASICs) was proposed. Nanosystems of solid state ionics were divided onto two classes differing by an opposite influence of crystal structure defects on the ionic conductivity oi (energy activation E): 1) nanosystems on the base compounds with initial small o~ (large values of E); and II) nanosystems of ASICs (nano-ASICs) with E = 0.1 eV. The fundamental challenge of nanoionics as the conservation of fast ion transport (FIT) in nano-ASICs on the level of bulk crystal was first recognized and for the providing of FIT in nano- ASICs the conception of structure-ordered (coherent) ASIC//indifferent electrode (IE) hetero- boundaries was proposed. Nano-ASIC characteristic parameter P = d/Xo (d is the thickness of ASIC layer with the defect crystal structure at the heteroboundary, and Ao is the screening length of charge for mobile ions of the bulk of ASIC) was introduced. The criterion for a conservation of FIT in nano-ASIC is P = 1. It was shown that at the equilibrium conditions the contact potentials V at the ASIC//IE coherent heterojunctions in nano-ASICs are V << keT/e. Interface engineering approach "from advanced materials to advanced devices" was proposed as fundamentals for the development of applied nanoionics.
    [Show full text]
  • [Thesis Title Goes Here]
    ATOMIC SCALE PROPERTIES OF EPITAXIAL GRAPHENE GROWN ON SIC(0001) A Thesis Presented to The Academic Faculty by Gregory Michael Rutter In Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy in the School of Physics Georgia Institute of Technology December 2008 ATOMIC SCALE PROPERTIES OF EPITAXIAL GRAPHENE GROWN ON SIC(0001) Approved by: Dr. Phillip N. First, Advisor Dr. Edward H. Conrad School of Physics School of Physics Georgia Institute of Technology Georgia Institute of Technology Dr. Joseph A. Stroscio Dr. Zhigang Jiang Center for Nanoscale Science and School of Physics Technology Georgia Institute of Technology National Institute of Standards and Technology Dr. Mei-Yin Chou School of Physics Georgia Institute of Technology Date Approved: November 11, 2008 To my wife, Natasha ACKNOWLEDGEMENTS Firstly, I would like to thank my Ph. D. advisor at Georgia Tech, Phillip First. Phil was a wonderful advisor in that he would always keep one intellectually honest and on his toes. It was Phil’s foresight that gave me the unique opportunity to come to NIST to finish my graduate work. His understanding for interesting and exciting physics allowed me to stay at NIST for over 2 years. In these 2 years the work in this thesis could not have been possible without the help and guidance of Joseph Stroscio, my NIST sponsor. Joe was my day to day advisor during my time at NIST, and I would like to thank him for his infinite wisdom and patience. I would also like to thank my undergraduate advisor at Bradley University, Kevin Kimberlin, who always believed in me, even when I was an immature freshman.
    [Show full text]
  • Engineering Heteromaterials to Control Lithium Ion Transport Pathways Received: 14 August 2015 Yang Liu1,2, Siarhei Vishniakou3, Jinkyoung Yoo4 & Shadi A
    www.nature.com/scientificreports OPEN Engineering Heteromaterials to Control Lithium Ion Transport Pathways Received: 14 August 2015 Yang Liu1,2, Siarhei Vishniakou3, Jinkyoung Yoo4 & Shadi A. Dayeh3,5 Accepted: 18 November 2015 Safe and efficient operation of lithium ion batteries requires precisely directed flow of lithium ions and Published: 21 December 2015 electrons to control the first directional volume changes in anode and cathode materials. Understanding and controlling the lithium ion transport in battery electrodes becomes crucial to the design of high performance and durable batteries. Recent work revealed that the chemical potential barriers encountered at the surfaces of heteromaterials play an important role in directing lithium ion transport at nanoscale. Here, we utilize in situ transmission electron microscopy to demonstrate that we can switch lithiation pathways from radial to axial to grain-by-grain lithiation through the systematic creation of heteromaterial combinations in the Si-Ge nanowire system. Our systematic studies show that engineered materials at nanoscale can overcome the intrinsic orientation-dependent lithiation, and open new pathways to aid in the development of compact, safe, and efficient batteries. Understanding the transport of lithium (Li) ions and electrons in the electrodes/electrolyte is crucial for achieving superior performance of lithium ion batteries (LIBs) with high energy/power density and good cyclability. These battery characteristics are highly desirable for next generation portable electronics and plug-in electric vehicles1,2. Interfaces inside the batteries, such as within the electrode materials and between electrode and electrolyte, have a critical effect on the Li ion transport3–9. Recently, surface coating on the active materials has been demonstrated to be an efficient method to improve battery performance, which essentially introduce or modify interfaces in the electrodes10–15.
    [Show full text]
  • Optical Memristive Switches
    J Electroceram DOI 10.1007/s10832-017-0072-3 Optical memristive switches Ueli Koch1 & Claudia Hoessbacher1 & Alexandros Emboras1 & Juerg Leuthold1 Received: 18 September 2016 /Accepted: 6 February 2017 # The Author(s) 2017. This article is published with open access at Springerlink.com Abstract Optical memristive switches are particularly inter- signals. Normally, the operation speed is moderate and in esting for the use as latching optical switches, as a novel op- the MHz range. The application range includes usage as a tical memory or as a digital optical switch. The optical new kind of memory which can be electrically written and memristive effect has recently enabled a miniaturization of optically read, or usage as a latching switch that only needs optical devices far beyond of what seemed feasible. The to be triggered once and that can keep the state with little or no smallest optical – or plasmonic – switch has now atomic scale energy consumption. In addition, they represent a new logical andinfactisswitchedbymovingsingleatoms.Inthisreview, element that complements the toolbox of optical computing. we summarize the development of optical memristive The optical memristive effect has been discovered only switches on their path from the micro- to the atomic scale. recently [1]. It is of particular interest because of strong Three memristive effects that are important to the optical field electro-optical interaction with distinct transmission states are discussed in more detail. Among them are the phase tran- and because of low power consumption and scalability [8]. sition effect, the valency change effect and the electrochemical Such devices rely in part on exploiting the electrical metallization.
    [Show full text]
  • Synaptic Iontronic Devices for Brain-Mimicking Functions: Fundamentals and Applications ∥ ∥ Changwei Li, Tianyi Xiong, Ping Yu,* Junjie Fei,* and Lanqun Mao
    www.acsabm.org Review Synaptic Iontronic Devices for Brain-Mimicking Functions: Fundamentals and Applications ∥ ∥ Changwei Li, Tianyi Xiong, Ping Yu,* Junjie Fei,* and Lanqun Mao Cite This: ACS Appl. Bio Mater. 2021, 4, 71−84 Read Online ACCESS Metrics & More Article Recommendations ABSTRACT: Inspired by the information transmission mechanism in the central nervous systems of life, synapse-mimicking devices have been designed and fabricated for the purpose of breaking the bottleneck of von Neumann architecture and realizing the construction of effective hardware-based artificial intelligence. In this case, synaptic iontronic devices, dealing with current information with ions instead of electrons, have attracted enormous scientific interests owing to their unique characteristics provided by ions, such as the designability of charge carriers and the diversity of chemical regulation. Herein, the basic conception, working mechanism, performance metrics, and advanced applications of synaptic iontronic devices based on three-terminal transistors and two-terminal memristors are systematically reviewed and comprehensively discussed. This Review provides a prospect on how to realize artificial synaptic functions based on the regulation of ions and raises a series of further challenges unsolved in this area. KEYWORDS: iontronics, memristor, transistor, artificial synapse, neuromorphic device 1. INTRODUCTION numerous regulation strategies including charge transport,21 22 ff Inspired by the synapse structure in the nervous system noncovalent interactions, and so on. (3) The di erent carrying almost all intelligent characteristics of life in a tiny structure of ions provided them diversity in valencies, sizes, 1 and polarizabilities, and as a result, ion current carries more volume with low energy consumption, research attention has 23 been paid to the fabrication of synapse-mimicking devices for information when compared with electronic current.
    [Show full text]
  • A Survey of Memristive Threshold Logic Circuits Akshay Kumar Maan, Deepthi Anirudhan Jayadevi, and Alex Pappachen James, Senior Member, IEEE
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS 1 A Survey of Memristive Threshold Logic Circuits Akshay Kumar Maan, Deepthi Anirudhan Jayadevi, and Alex Pappachen James, Senior Member, IEEE Abstract—In this paper, we review the different memristive Threshold logic (TL) itself was first introduced by Warren threshold logic (MTL) circuits that are inspired from the synaptic McCulloch and Walter Pitts in 1943 [17] in the early model action of flow of neurotransmitters in the biological brain. of an artificial neuron based on the basic property of firing Brain-like generalisation ability and area minimisation of these threshold logic circuits aim towards crossing the Moore’s law of the biological neuron. The logic computed the sign of the boundaries at device, circuits and systems levels. Fast switch- weighted sum of its inputs. Modelling a neuron as a threshold ing memory, signal processing, control systems, programmable logic gate (TLG) that fires when input reaches a threshold has logic, image processing, reconfigurable computing, and pattern been the basis of the research on neural networks (NNs) and recognition are identified as some of the potential applications of their hardware implementation in standard CMOS logic [18]. MTL systems. The physical realization of nanoscale devices with However, to continue geometrical scaling of semiconductor memristive behaviour from materials like TiO2, ferroelectrics, silicon, and polymers has accelerated research effort in these components as per Moore’s Law (and beyond), semiconductor application areas inspiring the scientific community to pursue industry needs to investigate a future beyond CMOS, and design of high speed, low cost, low power and high density designs beyond the fetch-decode-execute paradigm of von neuromorphic architectures.
    [Show full text]